• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      MZ20250602835
      MZ20250602835 35 Points
    • 3
      RJ202412171240
      RJ202412171240 25 Points
    • 4
      JL202601056745
      JL202601056745 20 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,833 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    linux spb17.0 startup problem

    Category: PCB Design

    By rockyicer

    •

    updated over 8 years ago by oldmouldy

    1 replies • 15114 views
  • Discussion

    searching just one forum

    Category: PCB Design

    By Lennie

    •

    started over 8 years ago

    0 replies • 12756 views
  • Discussion

    Capture CIS Database setup using Orcale 11g

    Category: PCB Design

    By vin5488

    •

    updated over 8 years ago by oldmouldy

    1 replies • 13428 views
  • Discussion

    Donut Pad to Ground Connection

    Category: PCB Design

    By rmerrill

    •

    updated over 8 years ago by rmerrill

    6 replies • 17697 views
  • Discussion

    Allegro Design Entry, Text input window bug

    Category: PCB Design

    By Quantum7

    •

    updated over 8 years ago by redwire

    1 replies • 13530 views
  • Discussion

    Adding Layers to a micro via design

    Category: PCB Design

    By Lennie

    •

    started over 8 years ago

    0 replies • 12746 views
  • Discussion

    Tcl script, for library manipulation

    Category: PCB Design

    By nandikkara

    •

    updated over 8 years ago by nandikkara

    13 replies • 20797 views
  • Discussion

    Create a DRC for Ref Des under part.

    Category: PCB Design

    By RBATES15

    •

    updated over 8 years ago by eDave

    1 replies • 13145 views
  • Discussion

    Netlisting error - part references across multiple instances of hierarchical blocks

    Category: PCB Design

    By FormerMember

    •

    updated over 8 years ago by FormerMember

    2 replies • 4252 views
  • Discussion

    Pass Parameter Value to Hierarchical Schematic Part

    Category: PCB Design

    By teevskis

    •

    updated over 8 years ago by oldmouldy

    5 replies • 16516 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information