• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    parallel routing setting in constraints manager.

    Category: PCB Design

    By tmd63

    •

    updated over 8 years ago by Fitzdean

    2 replies • 15051 views
  • Discussion

    Search/Replace text only in selected items

    Category: PCB Design

    By wurzelsd

    •

    updated over 8 years ago by Cipher66

    1 replies • 3439 views
  • Discussion

    Relative Propagation Delay Electrical constraint sets.

    Category: PCB Design

    By Lennie

    •

    updated over 8 years ago by Lennie

    2 replies • 16168 views
  • Discussion

    Parse a line in XML format

    Category: Allegro X PCB Editor

    By joma

    •

    updated over 8 years ago by DavidJHutchins

    3 replies • 15249 views
  • Discussion

    How to modify default package configuration in APD

    Category: Allegro X APD

    By migrg

    •

    started over 8 years ago

    0 replies • 14613 views
  • Discussion

    How to gett Pin Logical path

    Category: Allegro X PCB Editor

    By seyerfred

    •

    updated over 8 years ago by seyerfred

    2 replies • 14977 views
  • Discussion

    Changes to Tcl in 17.2

    Category: PCB Design

    By fsdb

    •

    updated over 8 years ago by oldmouldy

    1 replies • 14819 views
  • Discussion

    How to restore "old" Junction behavior?

    Category: PCB Design

    By redwire

    •

    updated over 8 years ago by redwire

    2 replies • 2142 views
  • Discussion

    Valor is looping

    Category: PCB Design

    By Catmom5

    •

    updated over 8 years ago by oldmouldy

    1 replies • 14353 views
  • Discussion

    DRC Errors - Line-to-shape spacing

    Category: PCB Design

    By Fras

    •

    updated over 8 years ago by Fras

    2 replies • 2431 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information