• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      MZ20250602835
      MZ20250602835 35 Points
    • 3
      RJ202412171240
      RJ202412171240 25 Points
    • 4
      JL202601056745
      JL202601056745 20 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,833 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to link matlab and pspice??

    Category: PCB Design

    By imdc

    •

    updated over 8 years ago by oldmouldy

    1 replies • 13879 views
  • Discussion

    List ambigous parts in tcl

    Category: PCB Design

    By fsdb

    •

    updated over 8 years ago by fsdb

    4 replies • 14827 views
  • Discussion

    How to use axlSpreadsheetDefineCell

    Category: Allegro X PCB Editor

    By JasonCheng

    •

    updated over 8 years ago by eDave

    3 replies • 13553 views
  • Discussion

    List of classes

    Category: PCB Design

    By Yanko

    •

    updated over 8 years ago by oldmouldy

    2 replies • 14159 views
  • Discussion

    pspice simulation not proceeding further.

    Category: PCB Design

    By imdc

    •

    updated over 8 years ago by oldmouldy

    1 replies • 15071 views
  • Discussion

    Dbdoctor Error won't clear

    Category: PCB Design

    By RBATES15

    •

    updated over 8 years ago by RBATES15

    1 replies • 3625 views
  • Discussion

    17.2 alias key problems

    Category: PCB Design

    By Lennie

    •

    updated over 8 years ago by oldmouldy

    1 replies • 13207 views
  • Discussion

    Active classes and sub-classes?

    Category: PCB Design

    By PNO3

    •

    updated over 8 years ago by oldmouldy

    1 replies • 16633 views
  • Discussion

    Getting started

    Category: PCB Design

    By ClydeS

    •

    updated over 8 years ago by UlfK

    2 replies • 13420 views
  • Discussion

    No DRC errors with a via located in a non plated hole.

    Category: PCB Design

    By Lennie

    •

    updated over 8 years ago by redwire

    1 replies • 13742 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information