• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      steve
      steve 45 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 4
      RJ202412171240
      RJ202412171240 25 Points
    • 5
      JL202601056745
      JL202601056745 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,868 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Placement Interference DRC with Embedded Components

    Category: PCB Design

    By teevskis

    •

    started over 8 years ago

    0 replies • 12826 views
  • Discussion

    Library Management, collaboration of symbols and footprints

    Category: PCB Design

    By AlexJohnLander

    •

    updated over 8 years ago by AlexJohnLander

    4 replies • 14620 views
  • Discussion

    error while simulation in pspice

    Category: PCB Design

    By imdc

    •

    updated over 8 years ago by imdc

    2 replies • 16233 views
  • Discussion

    Switch to Variant View Mode with Tcl

    Category: PCB Design

    By fsdb

    •

    updated over 8 years ago by JPdeRuiter

    3 replies • 14830 views
  • Discussion

    Corners of dynamic shape keepouts

    Category: PCB Design

    By Soundman99

    •

    updated over 8 years ago by eDave

    3 replies • 14591 views
  • Discussion

    ORCAD DATABASE cONFIGURATION File Setup

    Category: PCB Design

    By jatins

    •

    updated over 8 years ago by steve

    1 replies • 16402 views
  • Discussion

    Way to vary pulse width of VPULSE

    Category: PCB Design

    By SysEngr

    •

    updated over 8 years ago by amrity

    3 replies • 16574 views
  • Discussion

    Connectivity of SMD Pad With Drill Array

    Category: PCB Design

    By Roger BFS

    •

    updated over 8 years ago by redwire

    3 replies • 14476 views
  • Discussion

    Guidance in finding the Replace/Change Via Mode Functionality

    Category: PCB Design

    By Roger BFS

    •

    updated over 8 years ago by redwire

    4 replies • 3928 views
  • Discussion

    How to copy an unfilled shape's border into a line draw?

    Category: PCB Design

    By lbriski

    •

    updated over 8 years ago by eDave

    5 replies • 2771 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information