• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,528 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,213 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Tcl script, for library manipulation

    Category: PCB Design

    By nandikkara

    •

    updated over 9 years ago by nandikkara

    13 replies • 23163 views
  • Discussion

    Create a DRC for Ref Des under part.

    Category: PCB Design

    By RBATES15

    •

    updated over 9 years ago by eDave

    1 replies • 14155 views
  • Discussion

    Netlisting error - part references across multiple instances of hierarchical blocks

    Category: PCB Design

    By FormerMember

    •

    updated over 9 years ago by FormerMember

    2 replies • 5193 views
  • Discussion

    Pass Parameter Value to Hierarchical Schematic Part

    Category: PCB Design

    By teevskis

    •

    updated over 9 years ago by oldmouldy

    5 replies • 18223 views
  • Discussion

    How to link matlab and pspice??

    Category: PCB Design

    By imdc

    •

    updated over 9 years ago by oldmouldy

    1 replies • 14806 views
  • Discussion

    List ambigous parts in tcl

    Category: PCB Design

    By fsdb

    •

    updated over 9 years ago by fsdb

    4 replies • 15940 views
  • Discussion

    How to use axlSpreadsheetDefineCell

    Category: Allegro X PCB Editor

    By JasonCheng

    •

    updated over 9 years ago by eDave

    3 replies • 14532 views
  • Discussion

    List of classes

    Category: PCB Design

    By Yanko

    •

    updated over 9 years ago by oldmouldy

    2 replies • 15310 views
  • Discussion

    pspice simulation not proceeding further.

    Category: PCB Design

    By imdc

    •

    updated over 9 years ago by oldmouldy

    1 replies • 16041 views
  • Discussion

    Dbdoctor Error won't clear

    Category: PCB Design

    By RBATES15

    •

    updated over 9 years ago by RBATES15

    1 replies • 4033 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information