• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 60 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 3
      steve
      steve 40 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
    • 4
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    can't reduce upper y extent

    Category: PCB Design

    By prem20

    •

    updated over 9 years ago by oldmouldy

    3 replies • 2870 views
  • Discussion

    Design Entry HDL SKILL, PACK_TYPE, VALUE, cnSkill commands

    Category: Allegro X PCB Editor

    By ebecheto

    •

    updated over 9 years ago by BethHP

    1 replies • 14775 views
  • Discussion

    Uniform Via Stitching along the RF trace, below the thermal pads of IC and throughout the board

    Category: PCB Design

    By VRN69

    •

    started over 9 years ago

    0 replies • 12952 views
  • Discussion

    Netlist Aborting in allegro PCB editor 16.5

    Category: PCB Design

    By shreeja

    •

    updated over 9 years ago by jayesh1808

    3 replies • 20712 views
  • Discussion

    Renumber pin in PCB Editor

    Category: PCB Design

    By slohcin

    •

    updated over 9 years ago by rrsquez

    4 replies • 17212 views
  • Discussion

    Vias in BGA routing

    Category: PCB Design

    By true wanderer

    •

    started over 9 years ago

    0 replies • 14031 views
  • Discussion

    add component in Design Entry

    Category: Allegro X PCB Editor

    By hoonbin

    •

    updated over 9 years ago by BethHP

    1 replies • 13582 views
  • Discussion

    How do we transform BRD file to EAGLE file?

    Category: PCB Design

    By ivy tian

    •

    updated over 9 years ago by ivy tian

    2 replies • 14011 views
  • Discussion

    How to check minimum aperture for gap width?

    Category: Allegro X PCB Editor

    By luanvn81

    •

    updated over 9 years ago by SadiqAlZaman

    2 replies • 14908 views
  • Discussion

    change RefDes in schematic causes changes in pcb routing

    Category: PCB Design

    By juramehanik

    •

    updated over 9 years ago by Wild

    5 replies • 7815 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information