• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    down conversion problem in cadence 17.0

    Category: PCB Design

    By Balaji jogi

    •

    updated over 9 years ago by Wild

    2 replies • 15830 views
  • Discussion

    net list importing problem

    Category: PCB Design

    By Balaji jogi

    •

    updated over 9 years ago by Wild

    1 replies • 15498 views
  • Discussion

    Matched Lengths using constraint manager

    Category: PCB Design

    By Lennie

    •

    started over 9 years ago

    0 replies • 13626 views
  • Discussion

    Problems Using relative propagation delay.

    Category: PCB Design

    By Lennie

    •

    updated over 9 years ago by Lennie

    2 replies • 15462 views
  • Discussion

    MLT STD 1553 PCB Layout

    Category: PCB Design

    By SalmanShah

    •

    started over 9 years ago

    0 replies • 14285 views
  • Discussion

    MIL-STD-1553 trace routing

    Category: PCB Design

    By TH Designs

    •

    updated over 9 years ago by SalmanShah

    7 replies • 21194 views
  • Discussion

    Why Hierarchical Variant disabled in Allegro Design Entry HDL 16.6-2015

    Category: PCB Design

    By Jinkai

    •

    updated over 9 years ago by Jinkai

    1 replies • 15146 views
  • Discussion

    Run Command prompt using axlRunBatchDBProgram

    Category: Allegro X PCB Editor

    By Laiedz

    •

    updated over 9 years ago by Laiedz

    2 replies • 15199 views
  • Discussion

    Avago HCPL 3120 gate driver optocoupler

    Category: PCB Design

    By lklopes

    •

    updated over 9 years ago by lklopes

    2 replies • 16804 views
  • Discussion

    DMI modeling

    Category: PCB Design

    By tltoth

    •

    updated over 9 years ago by oldmouldy

    1 replies • 14053 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information