• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      steve
      steve 45 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
    • 5
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 10,995 Points
    • 3
      eDave
      eDave 7,566 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,103 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Why the DDR3 Data constraints like that?

    Category: PCB Design

    By Anonymous

    •

    updated over 10 years ago by MikeVeal

    1 replies • 13802 views
  • Discussion

    How can I reuse the exported symbol?

    Category: PCB Design

    By TwinkleEyes

    •

    updated over 10 years ago by TwinkleEyes

    2 replies • 13417 views
  • Discussion

    Welcome to the Allegro PCB Editor Forum

    Category: PCB Design

    By archive

    •

    updated over 10 years ago by archive

    4 replies • 18597 views
  • Discussion

    TCL scripting to get fewer property fields in generated PDF

    Category: PCB Design

    By Pawanshiv

    •

    updated over 10 years ago by hmkr

    1 replies • 13342 views
  • Discussion

    Annotate heterogenous parts in complex hierarchical designs

    Category: PCB Design

    By JensRasmussen

    •

    updated over 10 years ago by JensRasmussen

    1 replies • 15084 views
  • Discussion

    OrCAD Capture TCL

    Category: PCB Design

    By Khurana

    •

    updated over 10 years ago by greenbird

    3 replies • 15598 views
  • Discussion

    OptimizePI Frequency/Time Range sweep

    Category: PCB Design

    By Robertwd

    •

    started over 10 years ago

    0 replies • 391 views
  • Discussion

    Can anyone share DDR2, DDR3 Jedec UDIMM design files?

    Category: PCB Design

    By Anonymous

    •

    started over 10 years ago

    0 replies • 13558 views
  • Discussion

    is it possible to add custom property for shape ??

    Category: PCB Design

    By kabalee

    •

    updated over 10 years ago by steve

    3 replies • 14306 views
  • Discussion

    Signal Integrity Simulation

    Category: Allegro X APD

    By kerberos

    •

    updated over 10 years ago by suzzi

    2 replies • 15505 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information