• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      steve
      steve 45 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
    • 5
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 10,995 Points
    • 3
      eDave
      eDave 7,566 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,103 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    What's this V line? (it's Not Clines)

    Category: PCB Design

    By Anonymous

    •

    updated over 10 years ago by fxffxf

    1 replies • 1286 views
  • Discussion

    Schematic property cleanup in Capture 16.6

    Category: PCB Design

    By mlenander

    •

    updated over 10 years ago by mlenander

    2 replies • 17369 views
  • Discussion

    Allegro Free Physical Viewer v16.6 takes minutes to load on new PC

    Category: PCB Design

    By JKok

    •

    started over 10 years ago

    0 replies • 13299 views
  • Discussion

    circuit board manufacturing

    Category: PCB Design

    By Alex2000

    •

    started over 10 years ago

    0 replies • 12906 views
  • Discussion

    PSpice Capture Lite Error No Pspice Template

    Category: PCB Design

    By surferben182

    •

    updated over 10 years ago by mvaseem

    26 replies • 48740 views
  • Discussion

    How to check break wires in DRC?

    Category: PCB Design

    By xiaoyi594

    •

    updated over 10 years ago by xiaoyi594

    3 replies • 14059 views
  • Discussion

    Modify Vertex Location

    Category: Allegro X PCB Editor

    By Randy R

    •

    updated over 10 years ago by eDave

    1 replies • 13648 views
  • Discussion

    Select and copy slices by net classes

    Category: PCB Design

    By Bird78

    •

    updated over 10 years ago by SevenFortyOneB

    1 replies • 13388 views
  • Discussion

    Change of ref designator in schematics and board file without changing placement

    Category: PCB Design

    By KASGD

    •

    updated over 10 years ago by redwire

    2 replies • 13806 views
  • Discussion

    Moving text to another layer

    Category: Allegro X PCB Editor

    By Krolik

    •

    updated over 10 years ago by Krolik

    2 replies • 13971 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information