• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Sigrity PowerDC

    Category: Allegro X APD

    By cederstroem

    •

    started over 11 years ago

    0 replies • 14635 views
  • Discussion

    What version of Visual C++ is required for License Manager 12.03?

    Category: PCB Design

    By TheBatman

    •

    started over 11 years ago

    0 replies • 14071 views
  • Discussion

    How to neglect Same Net Spacing DRC

    Category: PCB Design

    By Hossein1357

    •

    updated over 11 years ago by Hossein1357

    2 replies • 16435 views
  • Discussion

    Variant Mode in TCL scripting

    Category: PCB Design

    By Loic TCL

    •

    updated over 11 years ago by oldmouldy

    1 replies • 15584 views
  • Discussion

    how to make Die bonding IC package?

    Category: PCB Design

    By newstyle

    •

    updated over 11 years ago by arummler

    3 replies • 15088 views
  • Discussion

    how to link the CIS Part manager with a database Microsoft access (.mdb)

    Category: PCB Design

    By Youssef7ElMe

    •

    updated over 11 years ago by Youssef7ElMe

    6 replies • 20186 views
  • Discussion

    2 different footprint libraries

    Category: PCB Design

    By Mescheltana

    •

    updated over 11 years ago by tltoth

    3 replies • 14567 views
  • Discussion

    Verilog-A to Circuit Simulation Model

    Category: PCB Design

    By rajrevanth61

    •

    started over 11 years ago

    0 replies • 13957 views
  • Discussion

    Capture 16.3 - Can't move any component in schematic

    Category: PCB Design

    By shangwu

    •

    updated over 11 years ago by NK47

    5 replies • 6997 views
  • Discussion

    how to work around limits in axlDBGetExtents

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    updated over 11 years ago by Ejlersen

    5 replies • 15580 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information