• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Design Entry CIS Standard BOM Template Title

    Category: PCB Design

    By chads108

    •

    started over 11 years ago

    0 replies • 14053 views
  • Discussion

    Incomplete tutorial files for CM with Design Entry HDL Tutorial

    Category: PCB Design

    By Hossein1357

    •

    updated over 11 years ago by Hossein1357

    2 replies • 14417 views
  • Discussion

    Issues with Padstacks and RefDes

    Category: PCB Design

    By WireWeHere

    •

    updated over 11 years ago by WireWeHere

    2 replies • 14543 views
  • Discussion

    Importing netlist removes all BGA vias

    Category: PCB Design

    By DonlAZ

    •

    updated over 11 years ago by chads108

    3 replies • 15065 views
  • Discussion

    How to add NODRC_COMPONENT_BOARD_OVERLAP to a package

    Category: PCB Design

    By Hossein1357

    •

    updated over 11 years ago by Hossein1357

    4 replies • 15197 views
  • Discussion

    How to change the font in the user pref. options?

    Category: PCB Design

    By Dhamodharann

    •

    started over 11 years ago

    0 replies • 13576 views
  • Discussion

    how to define the units in mm?

    Category: PCB Design

    By Dhamodharann

    •

    updated over 11 years ago by Dhamodharann

    2 replies • 17989 views
  • Discussion

    CIS Database Issues with MySQL

    Category: PCB Design

    By DaveCowl

    •

    updated over 11 years ago by DaveCowl

    3 replies • 15257 views
  • Discussion

    Dehilight doesn't work for a net

    Category: PCB Design

    By Hossein1357

    •

    updated over 11 years ago by Hossein1357

    9 replies • 7727 views
  • Discussion

    Wrong naming of nets

    Category: PCB Design

    By C Shiva

    •

    started over 11 years ago

    0 replies • 13836 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information