• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,823 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,551 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,078 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Issue with FPOLY (CCCS) in order to use poly(n), where n>1

    Category: PCB Design

    By jlgm

    •

    updated over 11 years ago by jlgm

    3 replies • 2009 views
  • Discussion

    Orcad Capture Netlist Error!

    Category: PCB Design

    By StStark

    •

    updated over 11 years ago by StStark

    2 replies • 20356 views
  • Discussion

    Keep power nets separate in a hiearchical design

    Category: PCB Design

    By Mattias J

    •

    updated over 11 years ago by Mattias J

    2 replies • 13704 views
  • Discussion

    PACKAGE ERROR IN CONCEPT HDL

    Category: PCB Design

    By KARPCB

    •

    updated over 11 years ago by KARPCB

    2 replies • 16903 views
  • Discussion

    How to multiply the result of a TABLE

    Category: PCB Design

    By eigendamper

    •

    updated over 11 years ago by Andrew Beckett

    3 replies • 13557 views
  • Discussion

    problem on dimesioning the board from the board origin?

    Category: PCB Design

    By Dhamodharann

    •

    started over 11 years ago

    0 replies • 12843 views
  • Discussion

    Is there a way to set Dimensioning Parameters using SKILL

    Category: PCB Design

    By VijayVela

    •

    updated over 11 years ago by eDave

    4 replies • 14226 views
  • Discussion

    How to put the copper area for the several nets in the PCB?

    Category: PCB Design

    By Dhamodharann

    •

    updated over 11 years ago by Dhamodharann

    5 replies • 14862 views
  • Discussion

    Void on adjacent layer

    Category: Allegro X PCB Editor

    By Bala R

    •

    updated over 11 years ago by oldmouldy

    1 replies • 14236 views
  • Discussion

    Net name

    Category: PCB Design

    By haripankh

    •

    updated over 11 years ago by haripankh

    2 replies • 14459 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information