• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 80 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 4
      oldmouldy
      oldmouldy 45 Points
    • 5
      zpofrp
      zpofrp 30 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,678 Points
    • 2
      oldmouldy
      oldmouldy 10,945 Points
    • 3
      eDave
      eDave 7,496 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 4,943 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    finding common area between 2 layers in a layout

    Category: Allegro X PCB Editor

    By JasmeetKaur1

    •

    started over 12 years ago

    0 replies • 13255 views
  • Discussion

    allegro 16.6 does not create bus functionality?

    Category: PCB Design

    By dragonboy

    •

    updated over 12 years ago by steve

    1 replies • 14744 views
  • Discussion

    How do you change the size of existing text?

    Category: PCB Design

    By MichaelV

    •

    updated over 12 years ago by oldmouldy

    2 replies • 17414 views
  • Discussion

    strange unconnected pins

    Category: PCB Design

    By davidsun

    •

    updated over 12 years ago by davidsun

    2 replies • 14408 views
  • Discussion

    Why the same net via and shape can not connect togeter?

    Category: PCB Design

    By Sunner

    •

    started over 12 years ago

    0 replies • 13288 views
  • Discussion

    Exporting .brd file to DXF

    Category: PCB Design

    By Dougc1965

    •

    updated over 12 years ago by partman

    4 replies • 28322 views
  • Discussion

    Find a net on schematic page?

    Category: PCB Design

    By jag1batc

    •

    updated over 12 years ago by oldmouldy

    5 replies • 21778 views
  • Discussion

    Simple Skill script made Allegro frozen

    Category: Allegro X PCB Editor

    By JGONG

    •

    updated over 12 years ago by JGONG

    2 replies • 14917 views
  • Discussion

    Team Design - Unable to recognize permissions of shared area

    Category: PCB Design

    By Tanstaafl

    •

    started over 12 years ago

    0 replies • 455 views
  • Discussion

    Netlist failure - duplicate Name issue

    Category: PCB Design

    By B Price

    •

    updated over 12 years ago by B Price

    2 replies • 2556 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information