• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 3
      TL202608111936
      TL202608111936 20 Points
    • 5
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    OrCAD 16.5 Extracting Gerber files.

    Category: PCB Design

    By Elixz

    •

    updated over 12 years ago by ScottCad

    6 replies • 19567 views
  • Discussion

    OrCAD PCB Editor Post processing

    Category: PCB Design

    By Olek

    •

    updated over 12 years ago by Mistry

    7 replies • 18416 views
  • Discussion

    Have a question: Footprint with VIA?

    Category: PCB Design

    By Leeya

    •

    updated over 12 years ago by Leeya

    17 replies • 24835 views
  • Discussion

    NC Parameters

    Category: PCB Design

    By Yoda5939

    •

    updated over 12 years ago by chads108

    1 replies • 21435 views
  • Discussion

    Snap to grid error

    Category: PCB Design

    By DonlAZ

    •

    updated over 12 years ago by DonlAZ

    2 replies • 14545 views
  • Discussion

    How to ungroup busses in DE HDL Schematic

    Category: PCB Design

    By dimitrios bard

    •

    started over 12 years ago

    0 replies • 14001 views
  • Discussion

    skill to compare a via placement between 2 design based on pin

    Category: Allegro X PCB Editor

    By Alice 2009

    •

    started over 12 years ago

    0 replies • 13756 views
  • Discussion

    skill to compare a via placement between 2 design based on pin

    Category: Allegro X PCB Editor

    By Alice 2009

    •

    started over 12 years ago

    0 replies • 13675 views
  • Discussion

    Linking Part Occurrences to a Database Part (16.6 Capture CIS)

    Category: PCB Design

    By gveitch

    •

    updated over 12 years ago by gveitch

    2 replies • 17919 views
  • Discussion

    Allegro Constraint Manager

    Category: PCB Design

    By Cadence GDD

    •

    updated over 12 years ago by steve

    7 replies • 18775 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information