• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 80 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 4
      oldmouldy
      oldmouldy 45 Points
    • 5
      zpofrp
      zpofrp 30 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,678 Points
    • 2
      oldmouldy
      oldmouldy 10,945 Points
    • 3
      eDave
      eDave 7,496 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 4,943 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Setting DRC spacing constraints for Dynamic Shape and Static Shapes

    Category: PCB Design

    By RFStuff

    •

    updated over 12 years ago by fxffxf

    2 replies • 14483 views
  • Discussion

    Rats nest / uconnected pins on symbol update.

    Category: PCB Design

    By cadSmith

    •

    updated over 12 years ago by steve

    6 replies • 18692 views
  • Discussion

    Allegro 16.5 to Mentor Expedition 7.9.5 conversion skill file

    Category: Allegro X PCB Editor

    By KRISHNAN DURAI

    •

    updated over 12 years ago by mpred

    1 replies • 15036 views
  • Discussion

    Component_change.il

    Category: PCB Design

    By TiBo

    •

    updated over 12 years ago by TiBo

    2 replies • 13471 views
  • Discussion

    Allegro Design Entry CIS - Change multiple part values?

    Category: PCB Design

    By jbreedlove82

    •

    updated over 12 years ago by steve

    1 replies • 2903 views
  • Discussion

    DC sweep

    Category: PCB Design

    By shayM

    •

    updated over 12 years ago by shayM

    2 replies • 13565 views
  • Discussion

    Error on Creating netlist

    Category: PCB Design

    By Ranjith UTC

    •

    updated over 12 years ago by steve

    1 replies • 13677 views
  • Discussion

    PASTEMASK_TOP / PASTEMASK_BOTTOM for through-hole PIP (Pin in Paste) reflow slodering

    Category: PCB Design

    By vivanov

    •

    updated over 12 years ago by steve

    6 replies • 16382 views
  • Discussion

    My own model from the datasheet TPS3620-33

    Category: PCB Design

    By ovca9

    •

    started over 12 years ago

    0 replies • 13031 views
  • Discussion

    My own model from the datasheet TPS3620-33

    Category: PCB Design

    By ovca9

    •

    started over 12 years ago

    0 replies • 13062 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information