• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,588 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    wiring on a defined plane ***help***

    Category: PCB Design

    By pitbull107

    •

    updated over 12 years ago by steve

    7 replies • 16186 views
  • Discussion

    Can we export just cross section details in Allegro 16.5

    Category: PCB Design

    By Sabbineni Anil

    •

    updated over 12 years ago by steve

    1 replies • 15137 views
  • Discussion

    If back annotation done in allegro xnet property is missing.

    Category: PCB Design

    By PAVANRKS

    •

    started over 12 years ago

    0 replies • 13534 views
  • Discussion

    DRC Constraint Manager (object1 and object2)

    Category: Allegro X PCB Editor

    By eDaJun

    •

    updated over 12 years ago by eDaJun

    2 replies • 14167 views
  • Discussion

    PCB date code

    Category: PCB Design

    By davidsun

    •

    updated over 12 years ago by davidsun

    2 replies • 18163 views
  • Discussion

    'ERROR [NET0011] Netlist failed or maybe unusable' in Pspice simulation

    Category: PCB Design

    By gadsred

    •

    updated over 12 years ago by gadsred

    6 replies • 11076 views
  • Discussion

    Allegro design reuse problem

    Category: PCB Design

    By Adeel123

    •

    updated over 12 years ago by Adeel123

    1 replies • 13976 views
  • Discussion

    PTF. file not saved.

    Category: PCB Design

    By killyourself

    •

    started over 12 years ago

    0 replies • 14016 views
  • Discussion

    Shortcuts in OrCAD 16.5

    Category: PCB Design

    By yf1990

    •

    updated over 12 years ago by yf1990

    2 replies • 15318 views
  • Discussion

    Skill Code Development

    Category: Allegro X PCB Editor

    By WalterX

    •

    updated over 12 years ago by edaMac

    2 replies • 14463 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information