• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,588 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Could anyone help to check the errors with sigxplorer when view the topology

    Category: PCB Design

    By sunny000

    •

    updated over 12 years ago by sunny000

    2 replies • 14863 views
  • Discussion

    how to exclude a cline segment from a net?

    Category: PCB Design

    By fontao90

    •

    updated over 12 years ago by fontao90

    2 replies • 14519 views
  • Discussion

    Capture Offpage Connectors

    Category: PCB Design

    By pcplod

    •

    updated over 12 years ago by pcplod

    2 replies • 18844 views
  • Discussion

    Example Skill Tutorial

    Category: Allegro X PCB Editor

    By JuergenWeber

    •

    updated over 12 years ago by joma

    6 replies • 21322 views
  • Discussion

    Using Parameters in Pspice models

    Category: PCB Design

    By AndyK1

    •

    updated over 12 years ago by Alok Tripathi

    2 replies • 22028 views
  • Discussion

    Automated way of creating Pspice models

    Category: PCB Design

    By AndyK1

    •

    started over 12 years ago

    0 replies • 13705 views
  • Discussion

    frf file for xilinx Kintex7

    Category: PCB Design

    By SoheilMah

    •

    started over 12 years ago

    0 replies • 13949 views
  • Discussion

    "Design cross section Report"

    Category: Allegro X PCB Editor

    By Nayyierwajih

    •

    updated over 12 years ago by steve

    1 replies • 1267 views
  • Discussion

    pcb-cutout

    Category: PCB Design

    By raj090988

    •

    updated over 12 years ago by redwire

    6 replies • 20423 views
  • Discussion

    Doubts about Allegro Design Entry HDL

    Category: PCB Design

    By Joao Demier

    •

    updated over 12 years ago by Joao Demier

    4 replies • 16163 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information