• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Via capacitance

    Category: PCB Design

    By Bala R

    •

    started over 13 years ago

    0 replies • 13802 views
  • Discussion

    Why wider trace width for internal layer

    Category: PCB Design

    By RAAMPCB

    •

    updated over 13 years ago by girish

    3 replies • 16996 views
  • Discussion

    Access database interface

    Category: PCB Design

    By Lock2002

    •

    updated over 13 years ago by redwire

    1 replies • 14215 views
  • Discussion

    How to know if via is on BGA area.

    Category: Allegro X PCB Editor

    By eDaJun

    •

    updated over 13 years ago by eDaJun

    7 replies • 16957 views
  • Discussion

    How to get assembly or placebound xy.

    Category: Allegro X PCB Editor

    By eDaJun

    •

    updated over 13 years ago by eDaJun

    2 replies • 14178 views
  • Discussion

    Re: How to assign VIA to a net name?

    Category: PCB Design

    By RaylonS

    •

    updated over 13 years ago by steve

    2 replies • 16683 views
  • Discussion

    Reg:Moving parts taking more time any solution ?

    Category: PCB Design

    By girish

    •

    updated over 13 years ago by girish

    4 replies • 1479 views
  • Discussion

    Routing Traces at the same time.

    Category: PCB Design

    By ScottCad

    •

    updated over 13 years ago by girish

    1 replies • 13887 views
  • Discussion

    How to make a trace with soldermask on top, Allegro PCB Editor 16.6

    Category: PCB Design

    By Kabal

    •

    updated over 13 years ago by Bigm1

    3 replies • 16236 views
  • Discussion

    Find Filter Issue

    Category: Allegro X PCB Editor

    By serpens

    •

    updated over 13 years ago by serpens

    9 replies • 19680 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information