• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      steve
      steve 45 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
    • 5
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 10,995 Points
    • 3
      eDave
      eDave 7,566 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,103 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Use Skill proc while in interactive command

    Category: Allegro X PCB Editor

    By Brian Collins

    •

    updated over 13 years ago by Brian Collins

    2 replies • 14340 views
  • Discussion

    how to have checkplus find nets named the same on a page without flag bodies

    Category: PCB Design

    By srooney

    •

    started over 13 years ago

    0 replies • 12993 views
  • Discussion

    CREATE ARTWORK ERROR

    Category: PCB Design

    By pcb viet nam

    •

    updated over 13 years ago by pcb viet nam

    2 replies • 15173 views
  • Discussion

    Cannot generate allegro netlist

    Category: PCB Design

    By archive

    •

    updated over 13 years ago by Ilya EDAis

    6 replies • 15137 views
  • Discussion

    Draw multiple clines on a given box or shape

    Category: Allegro X PCB Editor

    By vramananx

    •

    updated over 13 years ago by arealist

    3 replies • 14751 views
  • Discussion

    Autosilk difficulties

    Category: PCB Design

    By calars

    •

    updated over 13 years ago by steve

    1 replies • 13637 views
  • Discussion

    Not able to open Orcad Capture.

    Category: PCB Design

    By KASGD

    •

    updated over 13 years ago by KASGD

    2 replies • 16293 views
  • Discussion

    IREF Issue

    Category: PCB Design

    By aasheth

    •

    updated over 13 years ago by oldmouldy

    4 replies • 17406 views
  • Discussion

    duplicate pin numbers in symbol (footprint)

    Category: PCB Design

    By JB1196

    •

    updated over 13 years ago by girish

    1 replies • 16328 views
  • Discussion

    concept hdl quit unexpectedly

    Category: Allegro X PCB Editor

    By BingSun

    •

    started over 13 years ago

    0 replies • 13354 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information