• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Trace Tapering

    Category: PCB Design

    By Prapz

    •

    updated over 14 years ago by steve

    1 replies • 14953 views
  • Discussion

    minimizing tracks on one layer, maximizing on the other

    Category: PCB Design

    By slavne

    •

    updated over 14 years ago by slavne

    8 replies • 17224 views
  • Discussion

    Voiding within Package Keepout

    Category: PCB Design

    By Mstrghettorigg

    •

    updated over 14 years ago by steve

    1 replies • 14189 views
  • Discussion

    footprint IPC STANDARD

    Category: PCB Design

    By rinj

    •

    updated over 14 years ago by girish

    6 replies • 22179 views
  • Discussion

    REG:PSM & PAD PATH

    Category: PCB Design

    By girish

    •

    updated over 14 years ago by girish

    2 replies • 1421 views
  • Discussion

    Hierarchical design

    Category: PCB Design

    By Carvey

    •

    updated over 14 years ago by Carvey

    4 replies • 16312 views
  • Discussion

    Orcad pspice toolbar not working

    Category: PCB Design

    By gareth12

    •

    updated over 14 years ago by Engineer two

    3 replies • 18865 views
  • Discussion

    Orcad 16.5 Light Full Demo Installation

    Category: PCB Design

    By dumbfounded

    •

    updated over 14 years ago by jmcgillca

    7 replies • 19423 views
  • Discussion

    How Do I Create a Variant BOM in Concept HDL

    Category: PCB Design

    By hosamani

    •

    updated over 14 years ago by hosamani

    2 replies • 16915 views
  • Discussion

    how can I generate TELESIS format netlist from ConceptHDL schematics or from Allegro PCB

    Category: PCB Design

    By bill2012

    •

    started over 14 years ago

    0 replies • 14359 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information