• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    What attribute is used when we do not want a component to appear in placement file or BOM? Allegro 16.5

    Category: PCB Design

    By KoolKat

    •

    updated over 14 years ago by KoolKat

    3 replies • 15676 views
  • Discussion

    Hierarichcial design questions

    Category: PCB Design

    By Carvey

    •

    started over 14 years ago

    0 replies • 13439 views
  • Discussion

    Signal name

    Category: PCB Design

    By tobymike

    •

    updated over 14 years ago by tobymike

    2 replies • 14440 views
  • Discussion

    telecom Vs server board design

    Category: PCB Design

    By shilpa

    •

    started over 14 years ago

    0 replies • 13648 views
  • Discussion

    Text Block question

    Category: PCB Design

    By pcbnagaraj

    •

    updated over 14 years ago by Randy R

    1 replies • 14016 views
  • Discussion

    Gerber file with different extension

    Category: PCB Design

    By C Shiva

    •

    updated over 14 years ago by C Shiva

    3 replies • 19814 views
  • Discussion

    Property File Syntax (PRP) for Monte Carlo Advance Analysis of a Netlisted Sub-Circuit

    Category: PCB Design

    By NYAlanR

    •

    updated over 14 years ago by NYAlanR

    4 replies • 15629 views
  • Discussion

    pspice or spice models for LP2951(voltage regulator) and DS1809(digital potentiometer)

    Category: PCB Design

    By amal37

    •

    started over 14 years ago

    0 replies • 1503 views
  • Discussion

    Cannot create netlist, CIS 16.3, Win7

    Category: PCB Design

    By drteeter

    •

    updated over 14 years ago by paragc

    1 replies • 14134 views
  • Discussion

    AMS Simulator - DEHDL 16.5

    Category: PCB Design

    By KoolKat

    •

    updated over 14 years ago by KoolKat

    2 replies • 1571 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information