• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Placing a component

    Category: PCB Design

    By alanf

    •

    updated over 14 years ago by steve

    5 replies • 15715 views
  • Discussion

    Create Route Keep Out Using Screw Hole and NPTH...

    Category: Allegro X PCB Editor

    By eDaNoy

    •

    updated over 14 years ago by eDaNoy

    2 replies • 15506 views
  • Discussion

    Exporting shape symbols(.ssm) from a dra

    Category: PCB Design

    By Tanveer

    •

    updated over 14 years ago by Tanveer

    4 replies • 16551 views
  • Discussion

    Design Entry CIS dsn corruption?

    Category: PCB Design

    By split63

    •

    updated over 14 years ago by split63

    1 replies • 14893 views
  • Discussion

    Exporting tech-files in Allegro PCB Editor, Orcad 16.0

    Category: PCB Design

    By Palardy

    •

    updated over 14 years ago by raj090988

    6 replies • 20617 views
  • Discussion

    Allegro Free Physical PCB viewer 16.5 problem

    Category: PCB Design

    By LeonidSjm

    •

    updated over 14 years ago by TomWassick

    6 replies • 20940 views
  • Discussion

    Drawing borders/ frames

    Category: PCB Design

    By ColinJ

    •

    started over 14 years ago

    0 replies • 14659 views
  • Discussion

    Assign correct codes of footprints for PCB Editor

    Category: PCB Design

    By Gusty

    •

    updated over 14 years ago by steve

    3 replies • 17975 views
  • Discussion

    Global Routing Environment vs Autorouter

    Category: PCB Design

    By ahkuih

    •

    updated over 14 years ago by oldmouldy

    1 replies • 14211 views
  • Discussion

    crosstalk and ground via for shield

    Category: PCB Design

    By purikku22

    •

    started over 14 years ago

    0 replies • 13991 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information