• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 51 Points
    • 2
      steve
      steve 40 Points
    • 3
      Robert Finley
      Robert Finley 30 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 25 Points
    • 5
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to create 'single pin version' of a schematic symbol - 240 pin connector - version 16.5

    Category: PCB Design

    By KoolKat

    •

    updated over 14 years ago by KoolKat

    4 replies • 2235 views
  • Discussion

    Heirarchical blocks in 16.5 vs 16.3

    Category: PCB Design

    By stump1019

    •

    started over 14 years ago

    0 replies • 12795 views
  • Discussion

    Sub-Drawings

    Category: PCB Design

    By budnoel

    •

    updated over 14 years ago by steve

    1 replies • 13976 views
  • Discussion

    Layout User defined property text position

    Category: PCB Design

    By Zardoz

    •

    updated over 14 years ago by pcbskill

    3 replies • 15261 views
  • Discussion

    16.5 autosilkutil.il problem

    Category: PCB Design

    By jdkelly

    •

    updated over 14 years ago by redwire

    4 replies • 13382 views
  • Discussion

    allegro 16.5

    Category: PCB Design

    By sunny25

    •

    updated over 14 years ago by steve

    3 replies • 13297 views
  • Discussion

    Can't find last four wires that need to be routed.

    Category: PCB Design

    By DrLightning

    •

    updated over 14 years ago by edhickey

    2 replies • 746 views
  • Discussion

    How do you copy from one PCB to another?

    Category: PCB Design

    By DrLightning

    •

    updated over 14 years ago by DrLightning

    1 replies • 18067 views
  • Discussion

    Want copper shape WITHOUT thermal relief; omit. How?

    Category: PCB Design

    By DrLightning

    •

    updated over 14 years ago by DrLightning

    2 replies • 14656 views
  • Discussion

    Updating Symbols without causing connection issues

    Category: PCB Design

    By mvonahnen

    •

    updated over 14 years ago by GraF

    1 replies • 13330 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information