• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Move the ASSEMBLY ref des to the same location as the SILKSCREEN ref des.

    13274 views
    1 reply
    Latest over 4 years ago
    by FuzzzB
  • Not Answered

    Enable intertool communication from Capture to PCB Designer, but disable it from PCB Designer to Capture 0

    11524 views
    2 replies
    Latest over 4 years ago
    by whooo
  • Discussion

    Problem deleting layers in stackup Locked

    13749 views
    1 reply
    Latest over 4 years ago
    by steve
  • Discussion

    where can I find rapid adaption Kit of Allegro PCB for Pin Delay Z axis Locked

    11012 views
    1 reply
    Latest over 4 years ago
    by steve
  • Discussion

    DE-HDL: How to manage reused hier block with different values? Locked

    10464 views
    0 replies
    Started over 4 years ago
    by EvanShultz
  • Discussion

    How to measure minimum shape width?

    19959 views
    6 replies
    Latest over 4 years ago
    by hongjing
  • Discussion

    Orcad DRC not flagging duplicate pin numbers Locked

    10472 views
    0 replies
    Started over 4 years ago
    by avant
  • Discussion

    Hotkeys including Shift Key Locked

    11761 views
    1 reply
    Latest over 4 years ago
    by Himanshucadence
  • Discussion

    Skill File need for custom Grid

    7114 views
    0 replies
    Started over 4 years ago
    by Pbhat
  • Discussion

    Select Outside of box

    13495 views
    5 replies
    Latest over 4 years ago
    by atoddrich
  • Discussion

    Allegro - Check for symbols with changed definition

    3169 views
    4 replies
    Latest over 4 years ago
    by steve
  • Discussion

    PCB panelization in orcad pcb designer standard 17.4

    12536 views
    2 replies
    Latest over 4 years ago
    by AvengerThanos
  • Discussion

    Design Timer

    11690 views
    2 replies
    Latest over 4 years ago
    by mgallman1
  • Discussion

    Sigrity System SI Parallel Bus Analysis Results Locked

    10510 views
    0 replies
    Started over 4 years ago
    by atoddrich
  • Discussion

    Routing fail and i don't know why Locked

    749 views
    0 replies
    Started over 4 years ago
    by Max Niark
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information