• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Capture-Allegro filter Locked

    14115 views
    2 replies
    Latest over 7 years ago
    by Filo88
  • Discussion

    Display net alias on placing cursor over net Locked

    15850 views
    1 reply
    Latest over 7 years ago
    by steve
  • Discussion

    Unrouted connections Locked

    18226 views
    5 replies
    Latest over 7 years ago
    by excellon1
  • Discussion

    CIS database query columns Locked

    13995 views
    1 reply
    Latest over 7 years ago
    by Tmills
  • Discussion

    Error trying to link the CIS Part manager with a database Microsoft access (.mdb) Locked

    16854 views
    2 replies
    Latest over 7 years ago
    by Tmills
  • Discussion

    Cross Section editor in 17.2 'locked' Locked

    1592 views
    0 replies
    Started over 7 years ago
    by Tmills
  • Discussion

    Cadence Sigrity PowerDC: Does it provide circuit heat dissipation estimates? Locked

    13457 views
    0 replies
    Started over 7 years ago
    by Tunalover
  • Discussion

    CIS+MariaDB+recent hotfixes=problem (and solution!) Locked

    1602 views
    1 reply
    Latest over 7 years ago
    by ChuckLane
  • Discussion

    Operation of Allegro without a current licence Locked

    15819 views
    4 replies
    Latest over 7 years ago
    by redwire
  • Discussion

    Attaching Different Nets Locked

    27225 views
    21 replies
    Latest over 7 years ago
    by Hardy Singh
  • Discussion

    3D Canvas Viewer not bending PCB with proper radius Locked

    13370 views
    1 reply
    Latest over 7 years ago
    by aricbeaver
  • Discussion

    Annotating Ref Des in schematic yet not impacting Layout parts Locked

    14867 views
    5 replies
    Latest over 7 years ago
    by Joewi
  • Discussion

    constraints: MIN_METAL_SPACING and MECH_PIN_TO_CONDUCTOR_SPACING Locked

    14444 views
    1 reply
    Latest over 7 years ago
    by oldmouldy
  • Discussion

    OrCAD16.6 DRC check problem: "Net has two or more aliases" Locked

    16621 views
    8 replies
    Latest over 7 years ago
    by DickT
  • Discussion

    Shape to Thu Via Spacing Locked

    15146 views
    1 reply
    Latest over 7 years ago
    by steve
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information