• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    How to Add Silver plating for component soldering on PCB Locked

    14664 views
    3 replies
    Latest over 10 years ago
    by tmd63
  • Discussion

    Need to remove lines inside the footprints

    14365 views
    2 replies
    Latest over 10 years ago
    by KARPCB
  • Discussion

    Create oblong vent hole with minimum space to signal trace at adjacent layer

    14097 views
    0 replies
    Started over 10 years ago
    by Alice 2009
  • Discussion

    Standard files for manufacturing PCB editor Locked

    15317 views
    5 replies
    Latest over 10 years ago
    by Kharthik Femto
  • Discussion

    Capture: Update part from spreadsheet? Locked

    18583 views
    4 replies
    Latest over 10 years ago
    by ElectronMonkey
  • Discussion

    calculation of Copper density axl command

    15658 views
    3 replies
    Latest over 10 years ago
    by Randy R
  • Discussion

    Capture shortcuts using SendKeys not working. Locked

    14245 views
    0 replies
    Started over 10 years ago
    by joma
  • Discussion

    Intertool communications option not working in the latest patch 16.6-64. Is there any other options Locked

    847 views
    1 reply
    Latest over 10 years ago
    by steve
  • Discussion

    Meaning of Parameters of Power source symbol in PSpice? Locked

    15866 views
    1 reply
    Latest over 10 years ago
    by tltoth
  • Discussion

    How to get a Sawtooth Wave in Pspice? Locked

    22452 views
    1 reply
    Latest over 10 years ago
    by tltoth
  • Discussion

    PSpice two traces displayed in two plots? Locked

    22881 views
    5 replies
    Latest over 10 years ago
    by xiaoyi594
  • Discussion

    Can Pspice window turn off the Grids? Locked

    16919 views
    2 replies
    Latest over 10 years ago
    by xiaoyi594
  • Discussion

    Where can I give the Library path for via in an Allegro design Locked

    16728 views
    1 reply
    Latest over 10 years ago
    by steve
  • Discussion

    If I move my schematic libraries to a different server, how do I update the Path in Design Cache? Locked

    15727 views
    3 replies
    Latest over 10 years ago
    by steve
  • Discussion

    Can I assign net to a transferred Cline segment from another design Locked

    14909 views
    1 reply
    Latest over 10 years ago
    by steve
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information