• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    How to create a footprint with SMPs on both sides of the board Locked

    14401 views
    1 reply
    Latest over 14 years ago
    by oldmouldy
  • Discussion

    Refdes reappearance and via soldermask problems Locked

    16481 views
    7 replies
    Latest over 14 years ago
    by shangwu
  • Discussion

    creating module in version 16.3 Locked

    13451 views
    0 replies
    Started over 14 years ago
    by purikku22
  • Discussion

    Is it possible to have a different drc clearance value within a component ? Locked

    13857 views
    1 reply
    Latest over 14 years ago
    by girish
  • Discussion

    What attribute is used when we do not want a component to appear in placement file or BOM? Allegro 16.5 Locked

    15412 views
    3 replies
    Latest over 14 years ago
    by KoolKat
  • Discussion

    Hierarichcial design questions Locked

    13380 views
    0 replies
    Started over 14 years ago
    by Carvey
  • Discussion

    Signal name Locked

    14350 views
    2 replies
    Latest over 14 years ago
    by tobymike
  • Discussion

    telecom Vs server board design Locked

    13590 views
    0 replies
    Started over 14 years ago
    by shilpa
  • Discussion

    Text Block question Locked

    13928 views
    1 reply
    Latest over 14 years ago
    by Randy R
  • Discussion

    Gerber file with different extension Locked

    19593 views
    3 replies
    Latest over 14 years ago
    by C Shiva
  • Discussion

    Property File Syntax (PRP) for Monte Carlo Advance Analysis of a Netlisted Sub-Circuit Locked

    15458 views
    4 replies
    Latest over 14 years ago
    by NYAlanR
  • Discussion

    pspice or spice models for LP2951(voltage regulator) and DS1809(digital potentiometer) Locked

    1425 views
    0 replies
    Started over 14 years ago
    by amal37
  • Discussion

    Cannot create netlist, CIS 16.3, Win7 Locked

    14057 views
    1 reply
    Latest over 14 years ago
    by paragc
  • Discussion

    AMS Simulator - DEHDL 16.5 Locked

    1496 views
    2 replies
    Latest over 14 years ago
    by KoolKat
  • Discussion

    Trace Tapering Locked

    14856 views
    1 reply
    Latest over 14 years ago
    by steve
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information