• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Numbers of layers for a board Locked

    14009 views
    3 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Export non-back Netlist for Allegro Locked

    13904 views
    2 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Package Symbol Error Locked

    17113 views
    7 replies
    Latest over 17 years ago
    by archive
  • Discussion

    How to route High-speed SDRAM Locked

    18980 views
    6 replies
    Latest over 17 years ago
    by archive
  • Discussion

    remove password from a BRD file to enable editing Locked

    20504 views
    6 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Improving Alegro Refresh Speed? Locked

    16720 views
    4 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Summary report

    12977 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    Error with IPC netlist Locked

    13466 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    NC Drill problem in v15.7 Locked

    13265 views
    1 reply
    Latest over 17 years ago
    by archive
  • Discussion

    Guidelines required to proceed.... Locked

    13618 views
    2 replies
    Latest over 17 years ago
    by archive
  • Discussion

    how to include bond pad in simulation? Locked

    13471 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    power integrity - VRM MODEL Locked

    2225 views
    3 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Transfering attributes from CIS to Layout Locked

    12815 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    net line spacing Locked

    13771 views
    2 replies
    Latest over 17 years ago
    by archive
  • Discussion

    DFA Audit Locked

    17860 views
    10 replies
    Latest over 17 years ago
    by archive
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information