• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Export IDF Format Locked

    17913 views
    5 replies
    Latest over 17 years ago
    by archive
  • Discussion

    How to find Static shapes in board file Locked

    14116 views
    1 reply
    Latest over 17 years ago
    by archive
  • Discussion

    brd to odb++ convertion prblm Locked

    17741 views
    2 replies
    Latest over 17 years ago
    by archive
  • Discussion

    How to highlight errors in Allegro? Locked

    15864 views
    4 replies
    Latest over 17 years ago
    by archive
  • Discussion

    soldermask verification Locked

    14956 views
    5 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Outline for drill chart has disappeared. Locked

    14742 views
    4 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Allegro Editor Shut Off Locked

    13724 views
    1 reply
    Latest over 17 years ago
    by archive
  • Discussion

    using component footprint in allegro 15.7 for 15.2 Locked

    13824 views
    1 reply
    Latest over 17 years ago
    by archive
  • Discussion

    CIS hidden symbol power pins causes strange Allegro behavior Locked

    16811 views
    5 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Q: embedding a binary in a SKILL procedure

    14369 views
    2 replies
    Latest over 17 years ago
    by archive
  • Discussion

    How we can convert the Font of the text in board under silkscreen or etch class . Locked

    13710 views
    0 replies
    Started over 17 years ago
    by archive
  • Discussion

    Translating Orcad netlist to Allegro Locked

    16347 views
    4 replies
    Latest over 17 years ago
    by archive
  • Discussion

    Gerber Generation Errors Locked

    15422 views
    3 replies
    Latest over 17 years ago
    by archive
  • Discussion

    A Question Regarding Properties fixed within Board Partitioning Locked

    14672 views
    2 replies
    Latest over 18 years ago
    by archive
  • Discussion

    online DRC with bond channel outline Locked

    13651 views
    0 replies
    Started over 18 years ago
    by archive
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information