• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Sigrity
  3. Got Questions on Sigrity? Let’s Answer Them—LIVE on Wednesday...

Stats

  • State Not Answered
  • Replies 17
  • Subscribers 22
  • Views 1605
  • Members are here 0
More Content

Got Questions on Sigrity? Let’s Answer Them—LIVE on Wednesday, June 24th

Renu Vibha
Renu Vibha 24 days ago

Curious about the latest features? Facing real-world design challenges you’d like to crack faster?

This is a much awaited interactive live session with Cadence experts to get the answers you need—right when you need them.

Join us here on June 24, 2026 at 7:30 – 8:30 PM IST

Topics

  • PCB & IC Package S-Parameter Model Extraction
  • PDN Voltage Drop Analysis
  • High-Speed Design Simulation

This is your opportunity to:

  • Ask live questions
  • Learn from real use cases
  • Exchange insights with peers

Bring your challenges. Share your perspective. Be part of the conversation.

  • Cancel
  • Sign in to reply
  • CF202606104231
    0 CF202606104231 18 days ago

    Why do Engineers use field - solvers like PowerSI instead of rule-of-thumb calculations? 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • ShivaShankarM
    0 ShivaShankarM 18 days ago in reply to EDA Star

    Thank you for the question. Based on what you’ve shared, for DDR5 SSN analysis, it’s best to balance full-wave EM and hybrid extraction rather than treating them as alternatives. use Clarity 3D for EM-critical regions (BGA breakouts, vias, package escapes, return-path discontinuities) and PowerSI/SystemSI for the full package-board model after correlating against a representative full-wave subset.

    To ensure the PDN is not degrading SI, monitor PDN impedance vs target impedance, anti-resonance peaks, VDDQ/VSS ripple, eye height/width, DQ–DQS timing margins, setup/hold margins, jitter, and SSN-induced power/ground bounce. Model validation should also include TDR, IL/RL correlation, passivity, and causality checks.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • EDA Star
    0 EDA Star 18 days ago in reply to EDA Star

    Also..... In Cadence Sigrity PowerDC, how do we run the electrical and thermal simulation together to see how heat changes the copper resistance and affects the voltage drop?

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • ShivaShankarM
    0 ShivaShankarM 18 days ago in reply to CF202606104231

    Engineers use field solvers because real designs involve complex 3D electromagnetic interactions, coupling, and PDN effects that simple rule-based calculations cannot accurately capture.

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • EDA Star
    0 EDA Star 18 days ago in reply to ShivaShankarM

    OK. Since you recommended a hybrid flow combining PowerSI and Clarity 3D, how do you handle the port-mapping and reference-ground alignment when stitching the 3D Clarity via-models back into the PowerSI layout to ensure no artificial discontinuities are introduced in SystemSI?

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information