• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    how can I find all net segments from type "path" with same net? 0

    947 views
    1 reply
    Latest over 1 year ago
    by AD1912
  • Discussion

    How to do CDL import? Locked

    3264 views
    0 replies
    Started over 1 year ago
    by Joseph Elias
  • Answered

    Sharing OrCAD Designs 0

    4878 views
    3 replies
    Latest over 1 year ago
    by JM20241029170
  • Discussion

    Assistance with Followpin Connection to Power Ring Locked

    4319 views
    2 replies
    Latest over 1 year ago
    by DimoM
  • Discussion

    ADE matlab integration. Corner results Locked

    3093 views
    0 replies
    Started over 1 year ago
    by GF202409051835
  • Discussion

    Smith Chart S11 value Locked

    5895 views
    3 replies
    Latest over 1 year ago
    by mxm14
  • Suggested Answer

    importing gerber data 0

    4502 views
    5 replies
    Latest over 1 year ago
    by Hoangkhoipcb
  • Discussion

    How to pass environment variables exported from pre_session_script to pre_group_script and run_script in vManager? Locked

    4558 views
    1 reply
    Latest over 1 year ago
    by StephenH
  • Not Answered

    how can I find all net segments from type "path" with same net and select them in some loop? 0

    794 views
    1 reply
    Latest over 1 year ago
    by Hoangkhoipcb
  • Discussion

    How can I undo in .il code? Locked

    3195 views
    0 replies
    Started over 1 year ago
    by taeseung
  • Discussion

    Archive of Tools Classification Analysis (Xcelium) Locked

    4814 views
    2 replies
    Latest over 1 year ago
    by HV202411224934
  • Suggested Answer

    How to assign package height for all the components on the PCB layout board at a time or quickly 0

    5986 views
    8 replies
    Latest over 1 year ago
    by excellon1
  • Discussion

    Test Your Know How : Allegro in Design Analysis

    4143 views
    2 replies
    Latest over 1 year ago
    by PCBTech
  • Discussion

    Renormalizing port impedance in S-Parameter results without re-extraction

    2801 views
    0 replies
    Started over 1 year ago
    by SimTech
  • Not Answered

    Parameters/.param component fails physical DRC, results in error. Cannot convert to PCB 0

    2406 views
    1 reply
    Latest over 1 year ago
    by rg13
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information