• Discussion

  NETREV ERROR WHILE IMPORTING Locked

  15692 views
  1 reply
  Latest over 12 years ago
  by chads108
• Discussion

  Error while plotting Extracted simulation results Locked

  21029 views
  7 replies
  Latest over 12 years ago
  by Andrew Beckett
• Discussion

  ADEXL Montecarlo, only netlisting Locked

  16425 views
  6 replies
  Latest over 12 years ago
  by Andrew Beckett
• Discussion

  id problem cells with verifyGeometry Locked

  13730 views
  2 replies
  Latest over 12 years ago
  by gundicad
• Discussion

  radio circuit .brd file request

  12416 views
  0 replies
  Started over 12 years ago
  by radio911
• Discussion

  Plotting pdf with layers Locked

  12393 views
  0 replies
  Started over 12 years ago
  by Lock2002
• Discussion

  Error in Simulating Verilog XL+Analog in spectreVerilog Locked

  2171 views
  2 replies
  Latest over 12 years ago
  by Andrew Beckett
• Discussion

  How to set the model parameter STIMOD in simulation? Locked

  20867 views
  11 replies
  Latest over 12 years ago
  by Alex Liao
• Discussion

  ADE/ViVA Toggle Trace Visibility Bindkey Locked

  1459 views
  2 replies
  Latest over 12 years ago
  by mconte
• Discussion

  Can I get the "current" date in a Custom Text string? Locked

  664 views
  0 replies
  Started over 12 years ago
  by EvanShultz
• Discussion

  SKILL BOM-like script

  5385 views
  1 reply
  Latest over 12 years ago
  by EvanShultz
• Discussion

  long commands from script Locked

  12613 views
  1 reply
  Latest over 12 years ago
  by oldmouldy
• Discussion

  multiple pins in the same net (cds_thru layout synthesis) Locked

  16734 views
  1 reply
  Latest over 12 years ago
  by fitz
• Discussion

  schematic and layout design comparison report Locked

  14427 views
  1 reply
  Latest over 12 years ago
  by oldmouldy
• Discussion

  Verilog-AMS Bias Current Modelling Locked

  18912 views
  4 replies
  Latest over 12 years ago
  by shalem7