• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Placement density Locked

    17886 views
    2 replies
    Latest over 13 years ago
    by manu9
  • Discussion

    Shapes & Lines is there an easy way to measure the length of these. Locked

    4095 views
    2 replies
    Latest over 13 years ago
    by ScottCad
  • Discussion

    ROM from cells. Locked

    13475 views
    0 replies
    Started over 13 years ago
    by Yemelya
  • Discussion

    Create label from net name Locked

    20674 views
    5 replies
    Latest over 13 years ago
    by dmay
  • Discussion

    Autorun function on Allegro start

    14693 views
    4 replies
    Latest over 13 years ago
    by Kadar
  • Discussion

    creating layer icons on the "horizontal tool bar space" Locked

    1506 views
    1 reply
    Latest over 13 years ago
    by dmay
  • Discussion

    typecasting in cadence SKILL Locked

    16955 views
    6 replies
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Find Notches in Layers in Layout. Locked

    15481 views
    5 replies
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    How to enforce the order of simulations in ADE GXL? Locked

    14658 views
    1 reply
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Re: Problem with XStream out and customized pcell Locked

    16800 views
    5 replies
    Latest over 13 years ago
    by Andrew Beckett
  • Discussion

    Creating a board with different sized layers Locked

    12706 views
    0 replies
    Started over 13 years ago
    by vandervander15
  • Discussion

    About UVM ML Locked

    14358 views
    1 reply
    Latest over 13 years ago
    by erezs
  • Discussion

    Viewing SystemVerilog String Type in Simvision Locked

    13939 views
    0 replies
    Started over 13 years ago
    by Scrivner
  • Discussion

    Use of a specify block within a SystemVerilog interface Locked

    18288 views
    1 reply
    Latest over 13 years ago
    by SCollins
  • Discussion

    Boundary timing optimization Locked

    13702 views
    0 replies
    Started over 13 years ago
    by gpremala
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information