• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Assura LVS Must Connect Pins Locked

    6621 views
    2 replies
    Latest over 2 years ago
    by SteS93
  • Discussion

    Using expression evaluated data points as a function or a waveform from one test to the other in ADE assembler Locked

    8823 views
    7 replies
    Latest over 2 years ago
    by sidm
  • Discussion

    Accessing results database from a command line Spectre simulation Locked

    8730 views
    2 replies
    Latest over 2 years ago
    by AB_1716362704952
  • Discussion

    SysCap – Tip of the Week: How to save table of contents (TOC) in schematic design automatically

    3819 views
    0 replies
    Started over 2 years ago
    by DesignTech
  • Suggested Answer

    Ghost NETCLASS property on nets in PCB editor - cannot be found anywhere in constraints manager 0

    4143 views
    4 replies
    Latest over 2 years ago
    by John T
  • Discussion

    AMS simulation Netlist problem Locked

    4569 views
    0 replies
    Started over 2 years ago
    by milind0z
  • Discussion

    automating schematic to post layout simulation flow Locked

    12400 views
    12 replies
    Latest over 2 years ago
    by supriyo1985
  • Not Answered

    OrCAD X place database Part greyed out if the window is undocked 0

    4183 views
    2 replies
    Latest over 2 years ago
    by kevcon
  • Not Answered

    CPU time and wall-clock time 0

    2118 views
    1 reply
    Latest over 2 years ago
    by Gaurav
  • Discussion

    How to correctly set the variable simStopNetlistOnPcellFailure? Locked

    5883 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Not Answered

    OrCAD Capture bi-direction Off-page symbol 0

    15906 views
    4 replies
    Latest over 2 years ago
    by TEDH4DDV
  • Discussion

    Modifying the name of selected instances in a Virtuoso schematic using SKILL code : PREFIX Locked

    5726 views
    1 reply
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    rexMatchp Locked

    7653 views
    5 replies
    Latest over 2 years ago
    by dakuang01
  • Not Answered

    Cross Probe between Schematic and Layout 0

    12870 views
    4 replies
    Latest over 2 years ago
    by Jeet
  • Answered

    Orcad X Hierarch Design: how to use child refdes with SUFFIX letters R7-A, R7-B, R7-C, etc?? 0

    3614 views
    2 replies
    Latest over 2 years ago
    by FunnyGus
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information