• Discussion

  Force Update The design Components Locked

  13218 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  How can check the distance between two differnce class/subclass

  3288 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  file I/O Locked

  1030 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  generic task for hdl node force/release in system verilog Locked

  2922 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  PLE - physical layout estimator Locked

  9107 views
  13 replies
  Latest over 18 years ago
  by archive
• Discussion

  No device property found? Locked

  14155 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  AWD results plot/update causes spectre to slow to a crawl Locked

  1719 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  AXL Functions

  15052 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Can we add the FILLER cells after routing completed Locked

  18068 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  How to generate PinText for Chip level? Locked

  13879 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  Insertion of I/O ports location in First Encounter Locked

  3704 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  How to add buffers to all inputs and spare cells Locked

  18294 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  error in named connections Locked

  16983 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  axlTriggerSet problem with latest ISR's

  549 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Creating custom strokes in Virtuoso? Locked

  20508 views
  12 replies
  Latest over 18 years ago
  by archive