• Discussion

  Is vector replay supported on Palladium? Locked

  14239 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  output pin connected to power/ground net Locked

  1726 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  Impedance Probe? Locked

  13471 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  Impedance Probe? Locked

  12750 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  To learn SystemVerilog, which Book (Basic to ADvance) Locked

  22596 views
  12 replies
  Latest over 18 years ago
  by archive
• Discussion

  Simulation topics also discussed in this forum now Locked

  13271 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Functional Coverage in Transaction Class Locked

  15699 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Hi Locked

  12635 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Using the Forum Locked

  15373 views
  5 replies
  Latest over 18 years ago
  by archive
• Discussion

  Simulating SOI circuit using Spectre Locked

  13365 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Any way to report logic names of buffers/inverters ripped up during PlaceDesign? Locked

  1021 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  As anyone tried to import PCAD 2004 into Allegro (15.xx) Locked

  12798 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  SSN warning and ugly waveform at AP SI 15.7 Locked

  14199 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  Tip of the Week: Simplest ideal comparator Locked

  21966 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Issues with unpacking forum attachments Locked

  13885 views
  0 replies
  Started over 18 years ago
  by archive