• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to silence noise of different part of circuit by a parameter in Transient simulation? Locked

    7887 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Simulation fails to start when using variable1=calcVal()+variable Locked

    2970 views
    4 replies
    Latest over 2 years ago
    by msharma
  • Discussion

    Modelling and design of an optical receiver Locked

    11301 views
    12 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Observing PLL Phase Noise with hbnoise Locked

    13047 views
    6 replies
    Latest over 2 years ago
    by sgcad
  • Not Answered

    How to iterate through all the components and get all the properties using TCL scripting? 0

    3862 views
    2 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    Annotating multiple dmmmc sdf files with Xcelium Locked

    9379 views
    1 reply
    Latest over 2 years ago
    by DaniK
  • Discussion

    Design Intent questions Locked

    7471 views
    2 replies
    Latest over 2 years ago
    by StephanWeber
  • Discussion

    Variable sweep at top-level hierarchy of circuit schematics in AWR

    6936 views
    0 replies
    Started over 2 years ago
    by SimTech
  • Answered

    Change Ratnest Color without Changing Net Color 0

    8422 views
    2 replies
    Latest over 2 years ago
    by alexsflex
  • Discussion

    Fetch the "pass/near/fail" result for use in other expressions? Locked

    1349 views
    2 replies
    Latest over 2 years ago
    by TempViator
  • Discussion

    How to evaluate the termMapping for Spectre when it contains a "Function" Locked

    841 views
    0 replies
    Started over 2 years ago
    by MFahmy
  • Suggested Answer

    Updating an Allegro Layout using "Update Layout" or "Import Logic" from Allegro Issue 0

    2774 views
    2 replies
    Latest over 2 years ago
    by cstocci52
  • Suggested Answer

    How to Change Route Keepout Shape to Display as Solid 0

    7867 views
    1 reply
    Latest over 2 years ago
    by steve
  • Discussion

    How to Convert Global pins( Vdd! and Gnd!) to local inputOutput pins in Schematic? Locked

    11933 views
    5 replies
    Latest over 2 years ago
    by Andrew Beckett
  • Discussion

    List manipulation Locked

    9584 views
    3 replies
    Latest over 2 years ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information