• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Can I size up the origin point on Allegro PCB ? Locked

    9186 views
    0 replies
    Started over 4 years ago
    by ichliebedich
  • Discussion

    Sigrity Aurora help to simulate pi-filter on board file Locked

    9170 views
    0 replies
    Started over 4 years ago
    by ar100
  • Discussion

    outline enlargement

    9862 views
    2 replies
    Latest over 4 years ago
    by masamasa
  • Discussion

    Database Check Error - Ratsnest lines are out of date Locked

    1044 views
    0 replies
    Started over 4 years ago
    by ameehan2
  • Discussion

    BGA padstacks not showing up Locked

    9218 views
    0 replies
    Started over 4 years ago
    by sujowens
  • Discussion

    Use if statement to define parameters in Monte Carlo simulation Locked

    13752 views
    7 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Run Options of ADE Assembler in Cadence Virtuoso Locked

    14991 views
    6 replies
    Latest over 4 years ago
    by Senan
  • Discussion

    auCdl Netlist LVS Naming Conflict Locked

    11664 views
    2 replies
    Latest over 4 years ago
    by Kevin Buck
  • Discussion

    Where can I download user guides for PCB simulation? Locked

    5043 views
    1 reply
    Latest over 4 years ago
    by RFinley
  • Not Answered

    2 names on the same net 0

    13728 views
    9 replies
    Latest over 4 years ago
    by excellon1
  • Discussion

    Virtuoso License Issue: status code -5. Locked

    4066 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Manufacturing Menu Locked

    9975 views
    1 reply
    Latest over 4 years ago
    by DavidJHutchins
  • Discussion

    Maestro - Elapsed time to results Locked

    6318 views
    11 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    How to mirror/flip a PCB design in Allegro Free Physical Viewer? Locked

    10673 views
    1 reply
    Latest over 4 years ago
    by DavidJHutchins
  • Discussion

    illegal weak connection warning issue Locked

    13925 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information