• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    [OrCAD PCB] How to Copy [ Part ] from [ A.OLB ] file to [ B.OLB ] file using TCL Command Locked

    14335 views
    1 reply
    Latest over 5 years ago
    by Andak
  • Discussion

    Use for loop to create dynamic field in hiCreateAppForm Locked

    19582 views
    11 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Error During Using calcVal for Calibration and Performing Temperature Sweep Locked

    25615 views
    5 replies
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    Defining viva background color changed from IC6.1.7 to 6.1.8? Locked

    20260 views
    2 replies
    Latest over 5 years ago
    by CADcasualty
  • Discussion

    How to handle XL compliance and LVS reduction together Locked

    13540 views
    0 replies
    Started over 5 years ago
    by Suryansh Singh
  • Discussion

    export snp s parameter from multiple conditions in ADE explorer Locked

    12964 views
    0 replies
    Started over 5 years ago
    by Jay Yang
  • Discussion

    Copy Net class from Physical to Electrical

    16929 views
    8 replies
    Latest over 5 years ago
    by Lennie
  • Discussion

    well tested 0201 symbol footprint

    22018 views
    12 replies
    Latest over 5 years ago
    by frank mpbc
  • Discussion

    Constraint set up for delta and tolerance

    22013 views
    9 replies
    Latest over 5 years ago
    by LouShay
  • Discussion

    Different results between PSS and Transient Simulation when using NPORT (EMX) Locked

    15973 views
    1 reply
    Latest over 5 years ago
    by Andrew Beckett
  • Discussion

    How to keep the cline segment when they touch the same net via? Locked

    14161 views
    1 reply
    Latest over 5 years ago
    by excellon1
  • Discussion

    Clock tree synthesis error using innovus Locked

    17872 views
    0 replies
    Started over 5 years ago
    by Biasing
  • Discussion

    Allegro 17.2 change padstack in .dra symbol

    13364 views
    2 replies
    Latest over 5 years ago
    by masamasa
  • Discussion

    Annotation does not work however, Print DC operating point works fine - ISSUE Locked

    8593 views
    6 replies
    Latest over 5 years ago
    by Avinash Murugesan
  • Discussion

    Re: Extracting device Vgb,Vsb,Vdb info from 'tranOp ?? Locked

    4684 views
    8 replies
    Latest over 5 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information