• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Capture CIS TcL question: starting with capGenerateBOM.tcl, how do I access the page name for this instance? Locked

    13680 views
    0 replies
    Started over 6 years ago
    by RFinley
  • Discussion

    OrCAD Capture CIS - Disable Pin Numbers Locked

    3771 views
    2 replies
    Latest over 6 years ago
    by DYackman
  • Discussion

    validating plot phase margin with STB simulation Locked

    24702 views
    9 replies
    Latest over 6 years ago
    by robert 21
  • Discussion

    Placing schematic symbols in OrCAD Capture issue Locked

    14575 views
    1 reply
    Latest over 6 years ago
    by RFinley
  • Discussion

    Footprint EDIT Locked

    13484 views
    1 reply
    Latest over 6 years ago
    by RFinley
  • Discussion

    How to reduce parasitics from layout Locked

    16466 views
    1 reply
    Latest over 6 years ago
    by FormerMember
  • Discussion

    AMS simulations with DSPF netlist Locked

    15191 views
    0 replies
    Started over 6 years ago
    by PrasadAMSEng
  • Discussion

    autosave question Locked

    13187 views
    0 replies
    Started over 6 years ago
    by masamasa
  • Discussion

    Where is the Package Properties Spreadsheet Locked

    15783 views
    2 replies
    Latest over 6 years ago
    by Nikom74
  • Discussion

    IMC: toggle coverage for package array Locked

    17804 views
    2 replies
    Latest over 6 years ago
    by kkurenkov
  • Discussion

    Converting a Special Route to a Regular Wire Locked

    19259 views
    3 replies
    Latest over 6 years ago
    by Ruchita Shah
  • Discussion

    Virtuosity: Looking Back at Virtuoso ADE Product Suite and Virtuoso Visualization and Analysis in 2019 Locked

    13534 views
    0 replies
    Started over 6 years ago
    by Andrew Beckett
  • Discussion

    silkscreen not associated with a pcb symbol Locked

    14759 views
    5 replies
    Latest over 6 years ago
    by avant
  • Discussion

    Locating drill hole Locked

    13766 views
    2 replies
    Latest over 6 years ago
    by avant
  • Discussion

    layout extraction avoid a specific area Locked

    14027 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information