• Discussion

  Capturing data transition time stamp of the a Wave viewed in SimVision Locked

  17769 views
  3 replies
  Latest over 6 years ago
  by Andrew Beckett
• Discussion

  Can't retain the create->probe option across sch designs in tabs Locked

  2240 views
  4 replies
  Latest over 6 years ago
  by ssram
• Discussion

  Skill script for uniquification of cells Locked

  15189 views
  4 replies
  Latest over 6 years ago
  by Paramjeet
• Discussion

  How to effectively browse verilog source in Cadence Locked

  14100 views
  0 replies
  Started over 6 years ago
  by DonVerilog
• Discussion

  Highlight a Shape within a PCELL Locked

  14642 views
  2 replies
  Latest over 6 years ago
  by Anchan
• Discussion

  IPC356D output file Locked

  13569 views
  1 reply
  Latest over 6 years ago
  by CadAce2K
• Discussion

  Allegro PCB Design - 17.2 2016 Locked

  2805 views
  3 replies
  Latest over 6 years ago
  by CadAce2K
• Discussion

  Layer Information at a point Locked

  14499 views
  1 reply
  Latest over 6 years ago
  by henker
• Discussion

  License Error Locked

  21154 views
  1 reply
  Latest over 6 years ago
  by oldmouldy
• Discussion

  Extend Rigid-Flex Locked

  14324 views
  2 replies
  Latest over 6 years ago
  by rille
• Discussion

  AMS simulation with psfxl_all option, how to open waveform with simvision Locked

  15817 views
  0 replies
  Started over 6 years ago
  by Mayzhao
• Discussion

  Pin connected to shape/line Report Locked

  476 views
  0 replies
  Started over 6 years ago
  by Geras
• Discussion

  Convert "xxxxxb#b" to "xxxxx<#>" Locked

  24232 views
  2 replies
  Latest over 6 years ago
  by MorrisDH
• Discussion

  Post-synthesis Simulation Failing when lp_insert_clock_gating true Locked

  16162 views
  1 reply
  Latest over 6 years ago
  by GGobieski
• Discussion

  place via array acting funny Locked

  17559 views
  10 replies
  Latest over 6 years ago
  by TSCphil