• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Finding out if a net is a bus, if so find total number of signals Locked

    15670 views
    3 replies
    Latest over 6 years ago
    by rotanudad
  • Discussion

    how to locate most computational extensive node/cell/circuit Locked

    708 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Dynamic Glitch Check for gate node of a transistor Locked

    15723 views
    5 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    annotate from dc sweeping sim Locked

    15213 views
    4 replies
    Latest over 6 years ago
    by DavidLou
  • Discussion

    multiple and indepedent clock in the same circuits without clock domain crossing Locked

    14096 views
    0 replies
    Started over 6 years ago
    by olalivier
  • Discussion

    [Orcad PCB] Drag / slide shapes made out of lines Locked

    14533 views
    1 reply
    Latest over 6 years ago
    by steve
  • Discussion

    Layout instances and terminals do not match the source(No layout master defined). Locked

    4971 views
    2 replies
    Latest over 6 years ago
    by FormerMember
  • Discussion

    Question for rc synthesis Locked

    16011 views
    4 replies
    Latest over 6 years ago
    by Krushnal
  • Discussion

    ncvlog: *E,DLCIRD Locked

    2173 views
    1 reply
    Latest over 6 years ago
    by hannes
  • Discussion

    (Rookie question) Delete a custom property from PARAM - special library (error 1141) Locked

    4402 views
    2 replies
    Latest over 6 years ago
    by PCB Des
  • Discussion

    IMC exclude conditionally Locked

    14805 views
    0 replies
    Started over 6 years ago
    by Sparsh Gupta
  • Discussion

    Reading values from struct at the input of SystemVerilog model using AMS simulator. Locked

    15269 views
    0 replies
    Started over 6 years ago
    by stagro
  • Discussion

    Using systemVerilog files with AMS simulator Locked

    28052 views
    7 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Changing a cell's cdf parameter via skill code Locked

    6165 views
    3 replies
    Latest over 6 years ago
    by CADcasualty
  • Discussion

    Tool to find 90 degree turns Locked

    19073 views
    8 replies
    Latest over 6 years ago
    by RCG Jon
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information