• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    custom cap cell from tsmc 0.18um process Locked

    14814 views
    2 replies
    Latest over 7 years ago
    by DavidLou
  • Discussion

    Unable to load flash symbol AB00

    14751 views
    1 reply
    Latest over 7 years ago
    by WongWingJoshua
  • Discussion

    transient simulation accuracy Locked

    19614 views
    10 replies
    Latest over 7 years ago
    by Ruixin
  • Discussion

    Max point number in local optimization Locked

    15444 views
    5 replies
    Latest over 7 years ago
    by manudupouy
  • Discussion

    creating pin and direction table for schematic Locked

    18206 views
    6 replies
    Latest over 7 years ago
    by LakshmanQual
  • Discussion

    Trouble removing symbols and symdefs

    10501 views
    2 replies
    Latest over 7 years ago
    by RasmusDK
  • Discussion

    Design Entry HDL not appear Create Netlist field into Design Entry HDL Options dialog box Locked

    13923 views
    0 replies
    Started over 7 years ago
    by Nicky PSA
  • Discussion

    Can we create directories using the code we write in Ocean script? Locked

    14051 views
    0 replies
    Started over 7 years ago
    by KiranTej
  • Discussion

    Convergence problem Locked

    16385 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Stability Analysis (stb) OTA for active RC integrators Locked

    20128 views
    4 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Bindkey to open direct plot/Main Form window in ADE XL Locked

    1988 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Check if a library exists in cds.lib or included cds.lib files from terminal Locked

    16846 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Need to transform co-ordinates to current hierarchy Locked

    15214 views
    2 replies
    Latest over 7 years ago
    by Marben
  • Discussion

    Running simulation on verilogAMS Locked

    21055 views
    9 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Ravel DRC makrer on dielectric layer Locked

    24108 views
    4 replies
    Latest over 7 years ago
    by Ze Lyu
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information