• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Custom IC Design
  • :
  • Virtuosity: In the Line of Veri-Fire - Episode 2

Custom IC Design Blogs

Team ADE Verifier
Team ADE Verifier
16 Jul 2020
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Virtuosity: In the Line of Veri-Fire - Episode 2

 Hi readers! Welcome to Veri-Fire, a blog series that helps you deep dive into Virtuoso® ADE Verifier and learn about its various whys and hows. In this series, Walter Hartong, a Product Engineering Architect at Cadence, will be answering some frequently asked questions on Virtuoso ADE Verifier. Stay tuned for some interesting explanations and solutions! And if you have any specific questions in mind, feel free to send those to veri-fire@cadence.com.  
You can find most of the questions that come across to Walter on the Virtuoso ADE Verifier FAQ page, and the list might grow, depending on your questions  ! 



In our previous episode of Veri-Fire, we discussed why analog verification is “in the line of fire (Veri-Fire)” and Walter also shared his thoughts on how Virtuoso ADE Verifier can be a solution to your verification needs. This episode touches upon the same idea and showcases a few other interesting questions together with the features that we recently introduced in Virtuoso ADE Verifier. Let's get started:


 Joe: When setting up simulation resources for Virtuoso ADE Verifier, what should I think about?

Walter: If you don't want to, you don't have to think about it at all. Virtuoso ADE Verifier can run all the implementations or Virtuoso ADE Assembler views automatically, similar to how it would if you clicked the Run button on the user interface. This means that, if all the job policies are set up correctly in the maestro view, you would not need to change anything. But, you might want to run a regression in Virtuoso ADE Verifier and use different resource settings compared to an interactive run. In order to do that, go to Virtuoso ADE Verifier preferences and switch to the Run tab. There are multiple settings which might interest you but for now let's focus only on these two :

  • Using the Override job control mode option, you can select a different job policy name which should be used in your implementation runs. This will overwrite the default job policy you have set in your Virtuoso ADE Assembler view.
  • The other useful option you might want to explore is Maximum implementations to run in parallel. This allows you to quickly increase the number of implementation that can be run in parallel. I'm sure you know the default is to run a single implementation at a time. 

 Bob: We want to run our verification plans on the command line. Can I do that with Virtuoso ADE Verifier?

Walter: Yes. Virtuoso ADE Verifier is part of the Virtuoso platform and thus, is fully controllable through SKILL. Take any Virtuoso ADE Verifier view you have and click the Create Batch Script button on the toolbar, and you get a basic shell script that runs Virtuoso ADE Verifier from the command line. If you just want to run Virtuoso ADE Verifier in a nightly regression, this script is good enough. Not only that, you will see that the script effectively starts Virtuoso and executes a SKILL script. And if you are familiar with the rich set of SKILL commands we have in Virtuoso ADE Verifier, there is an infinite amount of possibility of what you can do here. Give it a shot!

Steve: What are the latest features introduced in Virtuoso ADE Verifier? 

Walter: Our recently added features were integrated for ISR12 of the IC6.1.8 and ICADVM18.1 releases. Have a look at the ISR12 highlights in the following video: 



Steve: That's great! Did you also have some new features in ISR11? 

Walter: Yes we did! I have a video here that describes the ISR11 highlights. Check it out: 



We hope that you picked up something new in this episode of Veri-Fire. Keep the questions coming!   
Also, do check out the Related Resources section for more details. 

Related Resources

 Product Manual

Virtuoso ADE Verifier User Guide 

 Videos

Reintroducing Virtuoso ADE Verifier

Mixed-Signal Design Verification with Virtuoso ADE Verifier and vManager

 Rapid Adoption Kit

IC6.1.8: Virtuoso ADE Verifier

Virtuoso ADE Explorer and Virtuoso ADE Assembler

Setup Library Assistant in Virtuoso ADE Assembler and Verifier 

Virtuoso ADE Assembler Run Plan Assistant

 Blogs

Virtuoso Video Diary: The Next Big Thing — Virtuoso ADE Verifier Teams Up with vManager

Virtuosity: Virtuoso ADE Verifier in IC6.1.8 and ICADVM18.1 – Better, Faster, Further!

 Training Bytes

Virtuoso ADE Verifier S1: Setup, Run, and View Verification Results

Virtuoso ADE Verifier S2: Reference Flow and Analog Coverage Using the Setup Library Assistant


For more information on Cadence circuit design products and services, visit www.cadence.com.

About Virtuosity

Virtuosity has been our most viewed and admired blog series for a long time. The series has brought to the fore some less well-known yet very useful software and documentation improvements and has also shed light on some exciting new offerings in Virtuoso technology. This series broadcasts the voices of different bloggers and experts, who continue to preserve the legacy of Virtuosity and try to give new dimensions to it by covering topics across the length and breadth of the Virtuoso environment, and a lot more. To receive notifications about the new blogs in this series, click Subscribe and submit your email ID in the Subscriptions box.

Happy reading, and stay safe!

Team ADE Verifier 




Tags:
  • verifier |
  • Analog Design Environment |
  • Cadence blogs |
  • ICADVM18.1 |
  • Analog Coverage |
  • verification plan |
  • analog |
  • ADE |
  • analog verification |
  • Mixed-Signal |
  • Virtuoso Analog Design Environment |
  • Virtuoso |
  • Virtuosity |
  • ADE Blog Series |
  • FAQ |
  • implementations |
  • analog design |
  • Custom IC Design |
  • requirements |
  • Custom IC |
  • ADE Verifier |
  • IC6.1.8 |
  • Assembler |
  • Verifier new feature |
  • custom design technology |
  • ADE Assembler |
  • verification |