RTL-to-GDSII Backend Webinar: Couldn’t Make It? We Saved You a Front Row Seat

After finishing my webinar on synthesis to timing signoff flow, including the AI features discussed during the session, I received the following questions:

"I missed the webinar. Do you have the recording?"

“I work on implementation. I missed joining and learn about AI features in Innovus. Can I access the webinar later?"

“I have a glitch due to my Wi-Fi connection. Can you share the recording, please?"

“I got stuck in another meeting during the webinar. How can I watch the recording?"

“I am out of the office during this webinar. Can we get the recording?"

No worries, either we missed you in the webinar, or you missed the webinar; now the webinar recording is available at any time to watch.

Here is the webinar recording: “RTL2GDSII Backend Flow: Navigating from Synthesis to Timing Signoff,” which is now available for you to stream on demand!

Agenda: The following are the three main sections discussed during this webinar:

• RTL-to-GDSII backend flow overview, from synthesis to signoff
• RTL-to-GDSII backend flows and their associated products
• RTL-to-GDSII backend products and their features (Including AI features)

Why Should You Watch?

• Journey from RTL-to-GDSII bank-end flow: Experience the step-by-step transformation of Register Transfer Level (RTL) code from synthesis to the timing signoff stage, covering each flow from logic synthesis to final timing signoff.​
• Core stages: Fascinated by synthesis, Design-for-Test (DFT), Logic Equivalence Checking, implementation, and timing signoff? This recording demystifies each phase using the industry’s most trusted software: Genus for synthesis, Modus for DFT, Conformal for equivalence checking, Innovus for implementation, and Tempus for timing signoff.​
• See AI in Action: Discover how cutting-edge artificial intelligence features are now woven through every stage, streamlining debugging, automating optimizations, and powering smarter design decisions—for faster results and fewer headaches.

Example: The main features were discussed, including Innovus AI Assistant, PSDL script, and mixed placer, among others.​

Demo: How to Setup the AI Assistant in the Innovus Implementation System (Video)

• Who’s it for?: Whether you are a student, a design engineer pushing the next tech frontier, or simply curious about the magic behind the chips, we guarantee you’ll learn actionable insights and industry tips you can use right away.​

What Will You Learn?

• How industry experts use Genus and Modus to accelerate synthesis and automate DFT logic insertion.​
• Why Conformal kicks off logic equivalence checking before and after optimizations.​
• The standard flow of the implementation and the latest and exciting AI features of Innovus.​
• How Tempus brings it all together for final timing signoff, ensuring your chip is ready for silicon.​
• Which AI-powered features are leading to faster design closure and smarter, error-free flow.

Want to Dive Deep Into the Entire Flow?

Enroll in our free Cadence RTL-to-GDSII Flow training course.

*If you don’t have an ASK account, go to Cadence User Registration and complete the requested information.

There is also a Digital Badge available for the training.

Want to share this and other great Cadence learning opportunities with someone else?  Tell them to subscribe.

Hungry for training? Choose the Cadence Training Menu that’s right for you.

For questions and inquiries, or issues with registration, reach out to eur_training@cadence.com.

To view our complete training offerings, visit the Cadence Training website.

Related Courses

• Design for Test Fundamentals Training Course | Cadence
• Genus Synthesis Solution with Stylus Common UI Training Course | Cadence
• Innovus Block Implementation with Stylus Common UI Training Course | Cadence
• Conformal Equivalence Checking Training Course | Cadence
• Tempus Signoff Timing Analysis and Closure with Stylus Common UI Training

Training Bytes

• How to Run the Synthesis Without DFT? (Video)
• RTL-to-GDSII Flow for ASIC Design Using Cadence Tools (Webinar) (Video) [CC]
• Demo: How to Setup the AI Assistant in the Innovus Implementation System (Video)
• Demo: How to Highlight the Timing path in Innovus Implementation System (Video)
• Demo: How to Display Unplaced Macros in Innovus Implementation System (Video)
• Demo: Placing Pins Using Pin Editor Window In Innovus. (Video)
• Demo: How to Fix Antenna Violations In Innovus Implementation System (Video)

Blogs

• Training Insights Webinar: Designing a Complete Chip Using the RTL-to-GDSII Flow - Digital Design - Cadence Blogs - Cadence Community
• RTLtoGDSII: Creativity meets Engineering in Chip Design - Digital Design - Cadence Blogs - Cadence Community
• RTL-to-GDSII Flow: I Am Not a Tool but Can Help You Implement Your Entire Design!
• Training Bytes: They May Be Shorter, But the Impact Is Stronger!

Please see course learning maps a visual representation of courses and course relationships. Regional course catalogs may be viewed here.