• Discussion

  Drill chart hole sizes Locked

  13690 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  error while plotting current with spectre Locked

  16449 views
  5 replies
  Latest over 17 years ago
  by archive
• Discussion

  Differences between Diva Flow and Assura flow Locked

  13882 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  Via count details Locked

  15552 views
  3 replies
  Latest over 17 years ago
  by archive
• Discussion

  ncsim, saif files and verilog 2d registers/memories Locked

  923 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  In what aspects is verification different from design? Locked

  17178 views
  8 replies
  Latest over 17 years ago
  by archive
• Discussion

  who does SI/PI simulations? the hw engineer or the layout designer? Locked

  4498 views
  7 replies
  Latest over 17 years ago
  by archive
• Discussion

  write_sdf of ETS fails Locked

  13438 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  Length equalization Locked

  16568 views
  7 replies
  Latest over 17 years ago
  by archive
• Discussion

  how to calculate the total routed wire length? Locked

  16083 views
  1 reply
  Latest over 17 years ago
  by archive
• Discussion

  Power grid views Locked

  13569 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  Is it possible to display Class in the design brower Locked

  13308 views
  0 replies
  Started over 17 years ago
  by archive
• Discussion

  RC extraction Locked

  18602 views
  12 replies
  Latest over 17 years ago
  by archive
• Discussion

  Posting Code to the Forum Locked

  14155 views
  2 replies
  Latest over 17 years ago
  by archive
• Discussion

  Sigxp error wire number '71' Locked

  4620 views
  0 replies
  Started over 17 years ago
  by archive