• Discussion

  Keep internal signals' names after synthesis Locked

  8192 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  how to run Corner analysis over parametric analysis Locked

  15078 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  Schematic Checking?

  13575 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Signal integrity training Locked

  13404 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  errors in template classes Locked

  13298 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Spend a few min. on the "2007 top care -about survey" Locked

  318 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Can CTS stop tracing on hierarchical module ports? Locked

  21733 views
  20 replies
  Latest over 18 years ago
  by archive
• Discussion

  Padstack questions Locked

  15256 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  Allegro 'Help' documentation; 15.7 Backdrilling Locked

  4850 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  Learning Cadstar... Locked

  13894 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  clock buffers can't be used during CTS Locked

  4071 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  IDF data Locked

  13899 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  Importing template classes from a package Locked

  13811 views
  1 reply
  Latest over 18 years ago
  by archive
• Discussion

  Simple example of passing classes between nc and Specman Locked

  16275 views
  6 replies
  Latest over 18 years ago
  by archive
• Discussion

  Template classes with ncvlog 6.2 Locked

  14401 views
  3 replies
  Latest over 18 years ago
  by archive