• Discussion

  how to do SKILL programming Locked

  12965 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Low Power Tip of the Week: Decap cells Locked

  13894 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Exit Error in LEC batch mode Locked

  15278 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  how to create logo to the Allegro's control panel Locked

  1138 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  Negative art layer files issue Locked

  15681 views
  10 replies
  Latest over 18 years ago
  by archive
• Discussion

  IPCM Class-based SystemVerilog example compile error Locked

  12937 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  NCSIM SV constraint Fatal error Locked

  14563 views
  3 replies
  Latest over 18 years ago
  by archive
• Discussion

  Get Boundary Flops list ? Locked

  14428 views
  5 replies
  Latest over 18 years ago
  by archive
• Discussion

  Globally adding a property Locked

  12333 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  SC and SV simulation example? Locked

  12806 views
  0 replies
  Started over 18 years ago
  by archive
• Discussion

  NO_TEST Property Locked

  12802 views
  2 replies
  Latest over 18 years ago
  by archive
• Discussion

  making a logo for placement on a pcb Locked

  20868 views
  12 replies
  Latest over 18 years ago
  by archive
• Discussion

  Netlisting mechanical parts from Capture CIS to Allegro Locked

  14423 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  How to get the padstack's informations? Locked

  1715 views
  4 replies
  Latest over 18 years ago
  by archive
• Discussion

  How to make use of design partition ? Locked

  13406 views
  3 replies
  Latest over 18 years ago
  by archive