• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    Equivalent to Altium's "Smart Paste" functionality in OrCAD or Capture CIS? 0

    4586 views
    5 replies
    Latest over 3 years ago
    by RFinley
  • Not Answered

    Component location export to BoM 0

    11238 views
    7 replies
    Latest over 3 years ago
    by RSYED
  • Discussion

    Saving Assistants' location in Schematic Editor Locked

    1388 views
    2 replies
    Latest over 3 years ago
    by AncisMichele
  • Discussion

    Seal-Ring DRC errors Locked

    11411 views
    0 replies
    Started over 3 years ago
    by Senan
  • Discussion

    Locating a result value from montecarlo run table in Cadence Virtuoso Locked

    10539 views
    2 replies
    Latest over 3 years ago
    by Senan
  • Discussion

    A solution for reliability and statistical analysis

    7498 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    Curious to know about Rigid Flex PCBs??

    9148 views
    0 replies
    Started over 3 years ago
    by PCBTech
  • Discussion

    Dynamic paramters "temp" doesn't work? (Solver = Ultrasim, transient analysis) Locked

    2633 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    ddsFileBrowseCB getting cache file name not the actual file name Locked

    10768 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    OrCAD - Tip of the Week: Open the current design location

    1557 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    analog digital output average mean value Locked

    20809 views
    21 replies
    Latest over 3 years ago
    by FormerMember
  • Discussion

    verilog AMS sine wave generator Locked

    16161 views
    4 replies
    Latest over 3 years ago
    by praseetha
  • Discussion

    Sigrity Topology Explorer Parallel Bus Analysis Workflow - Accurately assess high-speed, chip-to-chip system designs

    1379 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Not Answered

    How to add net label for Net name ?? 0

    10715 views
    1 reply
    Latest over 3 years ago
    by rg13
  • Answered

    Any document about running Allegro PCB on Windows 11? 0

    12390 views
    1 reply
    Latest over 3 years ago
    by Vipulc
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information