• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to vary βn/βp ratio for a cmos inverter? Locked

    1481 views
    0 replies
    Started over 4 years ago
    by vshnkmr
  • Discussion

    Testing an IC with a packaging type of CQFP80 (0.8 mm pitch value-20mm*14mm) Locked

    964 views
    0 replies
    Started over 4 years ago
    by HamedN
  • Discussion

    How to group objects in schematic or add data Locked

    11591 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    AC analyses issue in ADE Locked

    11603 views
    6 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    How to turn off blinking, diamond-shaped markers on the fet geometry in layout Locked

    12415 views
    2 replies
    Latest over 4 years ago
    by SC6789
  • Discussion

    Missing Components in the PCB Layout Locked

    10588 views
    0 replies
    Started over 4 years ago
    by Chinmaya37
  • Discussion

    Polysilicon in 180nm TSMC Locked

    11578 views
    1 reply
    Latest over 4 years ago
    by SC6789
  • Discussion

    3DB bandwidth expression Locked

    14361 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Accuracy / Resolution of real variable in SV - AMS simulation beeing limited to 6 bit ?!?!! Locked

    3843 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Setting transient simulation output infotimes programmatically Locked

    12512 views
    5 replies
    Latest over 4 years ago
    by dragank
  • Discussion

    Running more tests in an already finished interactive window Locked

    12436 views
    6 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Working with local variables Locked

    12067 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    cdsenv variables Locked

    13571 views
    3 replies
    Latest over 4 years ago
    by Kevin Buck
  • Discussion

    Testbench for THD and IIP3 simulations Locked

    12737 views
    5 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    Can I size up the origin point on Allegro PCB ? Locked

    9248 views
    0 replies
    Started over 4 years ago
    by ichliebedich
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information