• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to route the 5th terminal of soi DeCap in innovus? Locked

    10046 views
    0 replies
    Started over 4 years ago
    by sherryshe
  • Discussion

    Allegro 3D model not rendering in correct location

    13169 views
    6 replies
    Latest over 4 years ago
    by m0lts
  • Discussion

    Calculator Capacitance Parastic Locked

    10623 views
    0 replies
    Started over 4 years ago
    by Filo88
  • Discussion

    How to backannotate Monte-Carlo DCOP simulation results to schematic Locked

    10634 views
    2 replies
    Latest over 4 years ago
    by delgsy
  • Discussion

    Statistical file for Monte Carlo analysis Locked

    12504 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Spectre 16775 Warning Locked

    10947 views
    4 replies
    Latest over 4 years ago
    by DeepaMohan
  • Discussion

    Preset file to run with pvsStartRV Locked

    11488 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Annotate currents without adding the outputs to the ADE Locked

    14949 views
    10 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    Static and Dynamic IR drop analysis Locked

    19360 views
    2 replies
    Latest over 4 years ago
    by Klaiz
  • Discussion

    map instance hierarchy to cellname hierarchy Locked

    15379 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Listing devices in instance hierarchy Locked

    10839 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Driving a spectra /spice (analog) schematic from xcelium Locked

    9961 views
    0 replies
    Started over 4 years ago
    by pnpras
  • Discussion

    AMS Advanced Testbench Reuse Flow: RAK Locked

    10342 views
    0 replies
    Started over 4 years ago
    by pnpras
  • Discussion

    Plated Mounting Hole covered by SolderMask

    15056 views
    10 replies
    Latest over 4 years ago
    by steve
  • Discussion

    Regarding to LUP.6 Error in DRC for digital circuit P&R Locked

    9026 views
    1 reply
    Latest over 4 years ago
    by Nehal Mohamed
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information