• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    Back Annotate from Allegro to bring in component location and board side using "pickdata" broken on 17.4 0

    9154 views
    14 replies
    Latest over 4 years ago
    by AvengerThanos
  • Not Answered

    Capture part name length more than 31 characters? 0

    14628 views
    5 replies
    Latest over 4 years ago
    by AvengerThanos
  • Discussion

    How do you download the Allegro Free Physical Viewer.

    14883 views
    3 replies
    Latest over 4 years ago
    by AvengerThanos
  • Discussion

    Trying to color a symbol in Orcad capture Locked

    12176 views
    1 reply
    Latest over 4 years ago
    by AvengerThanos
  • Discussion

    passing the useterms=name option to spectre trough an ocean script Locked

    5157 views
    8 replies
    Latest over 4 years ago
    by Frank Wiedmann
  • Discussion

    ON/OFF Drill Layer

    3041 views
    3 replies
    Latest over 4 years ago
    by excellon1
  • Discussion

    ddt() at a certain timestep in Verilog-A Locked

    17451 views
    11 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Layout XL generating MOS without source contacts. Locked

    12546 views
    2 replies
    Latest over 4 years ago
    by henker
  • Discussion

    Is there a way to exclude vias when highlighting nets using Net Tracer on Virtuoso? Locked

    10661 views
    0 replies
    Started over 4 years ago
    by Tom Sawyer
  • Discussion

    Method for identifying Dummy Nets in PCB Editor?

    16262 views
    6 replies
    Latest over 4 years ago
    by CadAce2K
  • Discussion

    Curved Text

    11800 views
    3 replies
    Latest over 4 years ago
    by masamasa
  • Discussion

    can analog pad be used as power pad (power is ac sinosuid) Locked

    12834 views
    6 replies
    Latest over 4 years ago
    by Her1
  • Discussion

    HB Analysis on PLL Locked

    25519 views
    20 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    stepFacetFiles4map Locked

    10435 views
    0 replies
    Started over 4 years ago
    by atoddrich
  • Discussion

    How to correctly perform new annotation between revisions

    12847 views
    4 replies
    Latest over 4 years ago
    by redwire
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information